The IoT is turning software development upside down
Peter Thorne, Cambashi Ltd.
embedded.com (September 30, 2014)
There are many complexities to a ‘disconnected’ embedded system, but at least the software is operating within a defined domain of memory and processors, together with the I/O registers that connect to real-world sensors, timers, displays and actuators. Development engineers create architecture and design documents to specify every piece of the system, and define the response to every external stimulus. In this type of environment, an embedded system software developer can access all the design documentation. The entire universe for the embedded software in this system is well defined.
The Internet of Things has made the environment for embedded software a lot more complex. Architects and designers are finding ways of making products more functional, more competitive and more convenient by creating ‘systems-of-systems’ to implement and deliver new capabilities.
There are examples in every industry, from aerospace and industrial machinery to healthcare and consumer electronics. If you are building controllers for agricultural machinery today, you have to think about GPS capabilities to enable the connected controller to determine the optimum amount of fertilizer to apply to each square yard of the field.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Articles
- SystemC in SOC Development
- Automotive System & Software Development Challenges - Part 1
- Automotive System & Software Development Challenges - Part 2
- Why Embedded Software Development Still Matters: Optimizing a Computer Vision Application on the ARM Cortex A8
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace