The IoT is turning software development upside down
Peter Thorne, Cambashi Ltd.
embedded.com (September 30, 2014)
There are many complexities to a ‘disconnected’ embedded system, but at least the software is operating within a defined domain of memory and processors, together with the I/O registers that connect to real-world sensors, timers, displays and actuators. Development engineers create architecture and design documents to specify every piece of the system, and define the response to every external stimulus. In this type of environment, an embedded system software developer can access all the design documentation. The entire universe for the embedded software in this system is well defined.
The Internet of Things has made the environment for embedded software a lot more complex. Architects and designers are finding ways of making products more functional, more competitive and more convenient by creating ‘systems-of-systems’ to implement and deliver new capabilities.
There are examples in every industry, from aerospace and industrial machinery to healthcare and consumer electronics. If you are building controllers for agricultural machinery today, you have to think about GPS capabilities to enable the connected controller to determine the optimum amount of fertilizer to apply to each square yard of the field.
To read the full article, click here
Related Semiconductor IP
- Zigbee Transceiver PHY
- Data Flow Architecture IP
- AMBA SPI Controller MRAM Controller
- Ethernet MAC
- Protocol Bridges
Related Articles
- SystemC in SOC Development
- Automotive System & Software Development Challenges - Part 1
- Automotive System & Software Development Challenges - Part 2
- Why Embedded Software Development Still Matters: Optimizing a Computer Vision Application on the ARM Cortex A8
Latest Articles
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection
- BitFair: A 12nm Bit-Serial CNN Accelerator with Learnable Early Termination and Adaptive Bit Ordering for Ultra-Low-Power XR Vision
- A Flexible Sparsity-Aware FPGA Accelerator with Column-Wise Compression for Efficient CNN Inference
- Reducing Instruction-Fetch Energy in RISC-V for Embedded AI Processing via Dynamic and Static Loop Caching
- SPARC: Automated Root-Cause Analysis of Pre-Silicon Power Side-Channel Leakage in the Processor Design Flow