How to achieve better IoT security in Wi-Fi modules
By Chris Jones, Crypto Quantique
embedded.com (May 26, 2022)
Within industrial IoT deployments, wireless technologies (excluding low power) can be broadly classified as cellular or short-range wireless. Short-range wireless encompasses Wi-Fi, Bluetooth, Zigbee and various other protocols.
Rather than design wireless communications circuits from scratch, embedded system designers often decide to use ready-made and certified wireless modules. Some of these now accommodate a variety of frequencies and protocols within a single module. This article discusses the architecture of Wi-Fi modules and the opportunities for designers to improve IoT device and network security by using the resources available in such modules. In practice, the same general approach may be applied to other modules, regardless of the wireless protocols involved.
What is a Wi-Fi module?
A Wi-Fi module comprises a wireless transceiver for 2.4GHz or 5GHz bands (or both), an antenna, and a microcontroller to run firmware, enable the radio to receive and transmit data, and operate protocols. The external interface to the microcontroller will usually be SPI, I2C, USB or a UART.
To read the full article, click here
Related Semiconductor IP
- Zigbee Transceiver PHY
- Data Flow Architecture IP
- AMBA SPI Controller MRAM Controller
- Ethernet MAC
- Protocol Bridges
Related Articles
- Basics of SRAM PUF and how to deploy it for IoT security
- It's Not My Fault! How to Run a Better Fault Campaign Using Formal
- How PUF-based RoT Can Solve IoT Security Issues
- How to manage changing IP in an evolving SoC design
Latest Articles
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection
- BitFair: A 12nm Bit-Serial CNN Accelerator with Learnable Early Termination and Adaptive Bit Ordering for Ultra-Low-Power XR Vision
- A Flexible Sparsity-Aware FPGA Accelerator with Column-Wise Compression for Efficient CNN Inference
- Reducing Instruction-Fetch Energy in RISC-V for Embedded AI Processing via Dynamic and Static Loop Caching
- SPARC: Automated Root-Cause Analysis of Pre-Silicon Power Side-Channel Leakage in the Processor Design Flow