High bandwidth memory (HBM) PHY IP verification
Ankit Sheth & Jignesh Oza (eInfochips)
EDN (February 23, 2016)
Memory systems have evolved a lot in the previous few years due to advancements in fabrication technology. High Bandwidth Memory (HBM) is an example of the latest kind of memory chips which can support low power consumption, ultra-wide communication lanes, and stacked configurations. HBM subsystems involve different types of memory controllers (full-speed, half-speed), HBM PHY, and HBM DRAM. The HBM subsystem is suitable for applications involving high performance graphics and computing, high end networking and communication devices, and memory-hungry processors. Because of their critical end-application role, it is crucial to verify all design components involved in HBM subsystems. Here, we will discuss the role of the HBM PHY, along with the major verification aspects/challenges.
Introduction
The HBM PHY is a key element in an overall HBM system solution. HBM PHY generally receives HBM DRAM row-col commands, data, parity, etc. from memory controllers through DFI interfaces and passes them to HBM memory along with the use of HBM DRAM interface. It deals with two different interfaces and supports multiple frequency ratios for DFI interfaces. HBM PHY is ideally required to support all HBM memory features like frequency ratios, data rates, memory sizes, pseudo channel modes, legacy modes, DBI,DM etc. HBM PHY can be verified at the sub-system level and block level with different, vendor-specific memory controllers and HBM memories.
To read the full article, click here
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related Articles
- High Bandwidth Memory (HBM) Model & Verification IP Implementation - Beginner's guide
- TeraPool: A Physical Design Aware, 1024 RISC-V Cores Shared-L1-Memory Scaled-up Cluster Design with High Bandwidth Main Memory Link
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- Design Considerations for High Bandwidth Memory Controller
Latest Articles
- Terracotta: Enabling the Adoption of New DRAM Techniques via a Flexible DRAM Interface and Memory Controller
- A Framework for Accelerating Transformer Inference on RISC-V for Edge AI
- An Interleaved Parallel Dependent Quantization Hardware Architecture for H.266/VVC
- A Formal Security Analysis of CAN XL
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience