FPGAs solve challenges at the core of IoT implementation
Helmut Demel, Lattice Semiconductor Corporation
EDN (July 04, 2016)
The Internet of Things (IoT) has become a wildly popular term these days, often used to describe a world in which virtually every electronic device connects to the Internet and each other. It comprises a staggering list of applications—everything from smart consumer appliances and vehicles to wearables—and that list will only grow as mobility continues to explode. But this growth brings with it implementation challenges to which solutions need to be found.
Smart, connected devices, and the IoT ecosystem they are helping to create, promise to transform everyday life. For individual consumers that might mean making devices more efficient and cost effective for their daily tasks, keeping them safer, or even helping ensure they live healthier lives. For businesses, the IoT promises significant advantages in terms of automation, energy efficiency, asset tracking and inventory control, shipping and location, security, individual tracking, and energy conservation.
But to reach the tens of billions of devices projected to make up the IoT, designers will have to overcome significant implementation challenges. Some of the key among them will be making IoT devices power efficient, handling incompatible interfaces, and providing a processing growth path to handle the inevitable increase in device performance requirements. An FPGA-based design approach can help address such challenges.
To read the full article, click here
Related Semiconductor IP
- Clustered IP to Scale Throughput
- Higher‑Throughput NPU IP Core
- NPU IP Core for Edge AI
- Embedded HSM (Root of Trust) with Arm Cortex-M33 Processor
- MIPI DSI Host Controller
Related Articles
- MIPI in next generation of AI IoT devices at the edge
- Using FPGAs to solve challenges in industrial applications
- The Future of Embedded FPGAs - eFPGA: The Proof is in the Tape Out
- An 800 Mpixels/s, ~260 LUTs Implementation of the QOI Lossless Image Compression Algorithm and its Improvement through Hilbert Scanning
Latest Articles
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety
- AIA: A 16nm Multicore SoC for Approximate Inference Acceleration Exploiting Non-normalized Knuth-Yao Sampling and Inter-Core Register Sharing
- InjectV: Modeling Fault Injection Attacks in RISC-V Simulation Environment
- SPARX: Secure and Privacy-Aware Approximate CNN Acceleration with Edge RISC-V SoC
- A 65 nm Trustworthy Hypoglycemia Forecasting Engine Achieving 11.3 nJ per Inference