FPGA-Based Functional Safety for Industrial Applications
Joe Mallett, Synopsys
EETimes (5/9/2017 10:10 AM EDT)
For industrial applications, the overall average lifetime of manufacturing equipment is growing, and designers need to utilize and deploy components that will work reliably for decades.
There are many functional safety applications targeting FPGAs, and designers are utilizing the functional safety specification to help drive delivery of highly reliable and safe products to market. In the industrial market, for example, where manufacturing equipment relies on the interaction of people with the equipment itself, the integration of key subsystems like motor control and functional safety into a single product is growing. FPGAs are a good fit for this application space due to their long lifetimes, high processing bandwidth, and the flexibility to integrate many functional safety techniques.
Product developers who are concerned about functional safety want to develop their products so that they meet standards and performance requirements that are created to protect against potential risks. The challenge for designers is that the functional safety specification is about risk mitigation; the idea is to remove risk until the product reaches a determined level of safety. There are many ways of achieving the desires result, such as using dual-core lock-step for processors, ECC protection for memory, or some form of custom safety implementation logic. To facilitate building functionally safe designs, robust synthesis tools that support defined methods are needed, such as Synplify Premier, which provides FPGA designers with technologies that facilitate including functional safety capabilities into their products.
To read the full article, click here
Related Semiconductor IP
- Zigbee Transceiver PHY
- Data Flow Architecture IP
- AMBA SPI Controller MRAM Controller
- Ethernet MAC
- Protocol Bridges
Related Articles
- FPGAs & Functional Safety in Industrial Applications
- RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
- Increasing bandwidth in industrial applications with FPGA co-processors
- FPGA-based Ethernet switches for real-time applications
Latest Articles
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection
- BitFair: A 12nm Bit-Serial CNN Accelerator with Learnable Early Termination and Adaptive Bit Ordering for Ultra-Low-Power XR Vision
- A Flexible Sparsity-Aware FPGA Accelerator with Column-Wise Compression for Efficient CNN Inference
- Reducing Instruction-Fetch Energy in RISC-V for Embedded AI Processing via Dynamic and Static Loop Caching
- SPARC: Automated Root-Cause Analysis of Pre-Silicon Power Side-Channel Leakage in the Processor Design Flow