Data Over Sound: Encryption is Key
Joe Todd, Head of Engineering at Chirp
EEtimes (October 25, 2019)
You can send data over audio and it just might be more secure than using RF.
Using acoustic networking to transfer data provides some unique benefits for a vast number of applications in a wide array of industries. Applications range from delivering a simple and low-cost entry system for public transport to facilitating peer-to-peer (P2P) payments between two connected parties. The fundamental properties of sound can work to enable a seamless exchange of data payloads across a range of physical environments.
While the usability and time-saving capabilities of data-over-sound are well-understood, there remains a question from those assessing the viability of implementing this type of data transmission into their operations: Can information being transmitted over sound be protected from nearby eavesdroppers? On one hand, audio seems to be more secure than IP-based connectivity, which hackers can remotely penetrate. To put the question to bed, let’s look at the characteristics of sound and how industry-standard encryption can be applied to acoustic data transfer, rendering it secure and safe from the ears of unwanted listeners (Figure 1).
To read the full article, click here
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related Articles
- Data interface key to future apps
- Secure Your Security Key in On-Chip SRAM: Techniques to avoid Data Remanance Attacks
- Hardware Security Requirements for Embedded Encryption Key Storage
- Survey shows SoC design data management is mission critical
Latest Articles
- ZK-Flex: A Flexible and Scalable Framework for Accelerating Zero-Knowledge Proofs
- ITP-STDP: An Intrinsic-Timing Power-of-Two Learning Engine for On-Chip SNN Training
- OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
- CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees
- CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST