Smaller scale chip design relies on creative thinking and collaborative workflow
Frederic Hayem, Nextivity Inc
EDN (March 01, 2014)
Chip design can be a complex and time consuming endeavor that demands accuracy and speed. While larger enterprises have the wherewithal to invest in sophisticated EDA (electronic design automation) tools for development and verification, smaller research facilities within rapidly growing tech companies have to rely on a disciplined, integrated team approach to development.
Cel-Fi smart signal booster
Cel-Fi is a smart signal booster designed to eliminate in-building dead zones and improve indoor mobile phone reception for 3G and 4G voice and data. Cel-Fi can create a large coverage bubble which automatically adjusts to the size of the indoor environment served, making it ideal for multi-level homes and medium sized businesses.
Cel-Fi consists of two wireless devices, a Network Unit (box on the right in the picture below) and Coverage Unit (box on the left in the picture below) that work together to increase 3G and 4G mobile broadband connectivity throughout the building. The Network Unit receives the signal from the mobile phone network (even if only 1 bar of signal is available) and relays it to the Coverage Unit, which cleans it, converts it and amplifies it. The Cel-Fi system is radically different from a traditional repeater, as it was designed to provide maximum coverage, be network friendly and easily installed by the end user.
To read the full article, click here
Related Semiconductor IP
- Link Acceleration Unit
- 64-bit, RISC-V, ultra-high performance processors
- 64-bit, RISC-V, performance and data computation processors
- 32-bit, RISC-V, deeply embedded processors
- Verification IP for eUSB 2 v2 and USB 2.0
Related Articles
- The Future Of Chip Design
- The Complicated Chip Design Verification Landscape
- Differentiation Through the Chip Design and Verification Flow
- AI, and the Real Capacity Crisis in Chip Design
Latest Articles
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety
- AIA: A 16nm Multicore SoC for Approximate Inference Acceleration Exploiting Non-normalized Knuth-Yao Sampling and Inter-Core Register Sharing