Analog IP to protect SoC from side-channel attacks
By Chris Morrison, Agile Analog
Planet Analog (August 16, 2023)
The frequency and severity of side-channel attacks (SCAs) have been accelerating for some time. Hackers are now looking beyond software and they are attempting to compromise chips, as these can yield valuable information and the hassle of navigating software security can be avoided.
Across the globe, there are growing concerns about SCAs. Which type of applications are susceptible to SCAs? How can SCAs be spotted? This article focuses on voltage-centric side-channel attacks and outlines key functions of an analog IP for a voltage glitch detection solution.
Voltage side-channel attacks are becoming a popular method used by hackers to target chips. This is when malicious individuals aim to gain direct access to electronics and use glitching techniques to weaken the system. The security breaches that occur because of a successful SCA can reveal a significant quantity of sensitive information and leave the system on chip (SoC) in an extremely vulnerable position.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Articles
- What tamper detection IP brings to SoC designs
- How a voltage glitch attack could cripple your SoC or MCU - and how to securely protect it
- Agile Analog's Approach to Analog IP Design and Quality --- Why "Silicon Proven" is NOT What You Think
- How to manage changing IP in an evolving SoC design
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace