Xilinx Aurora Serial I/O Open Protocol Tops 1000 Licensees - FPGA Industry Most Widely Adopted 3.125 Gbps Solution
serial I/O solutions
SAN JOSE, California, November 6, 2003 -Xilinx, Inc. (NASDAQ: XLNX) today announced that over 1000 designers have licensed the company's Aurora high-speed serial I/O open protocol for use with its flagship Virtex-II Pro™ family with multiple 3.125Gbps RocketIO serial transceivers. Today's news, coupled with the previously announced 10,000 Virtex-II Pro customer engagements, demonstrates strong customer demand for the Virtex-II Pro family for use in a variety of applications such as terabit routers and switches, medical imaging, HDTV broadcast systems, bladed servers and storage subsystems.
"Aurora is a lightweight, high-performance, point-to-point serial I/O solution that allows customers to easily take advantage of the high-speed serial transceivers in the Virtex-II Pro family," said Andy DeBaets, senior director of applications and systems engineering at Xilinx. "Customers are rapidly embracing the Virtex-II Pro family and the total Aurora solution to leverage the low system cost and performance benefits afforded by serial I/O technologies."
Xilinx first introduced the Aurora protocol in October 2002 as a scalable, resource-efficient connectivity solution. The protocol provides designers with the flexibility to partition systems without having to route hundreds of pins on a printed circuit board. Aurora uses gigabit serial technology at the physical layer and transfers encoded data at up to 3.125 Gbps with as little as four pins. Additionally, Aurora can aggregate one to twenty four physical lanes together into a single logical channel. With this flexibility, Aurora can be scaled for chip-to-chip, board-to-board, chip-to-backplane and box-to-box interconnect.
Xilinx offers customers total solution assurance by offering the open protocol specification, ready-to-use reference designs supporting multiple lane widths, and a fully compliant bus functional model (BFM). The BFM cuts overall system verification time and costs by allowing system designers to easily perform compliance tests and verification for 3rd party implementations of the Aurora protocol in both FPGAs and ASICs.
Availability and Pricing
The Aurora open protocol specification v1.2, reference designs and bus functional models are available immediately free of charge. Customers can register and download the solution on the Aurora Solutions Suite website at http://www.xilinx.com/aurora.
About Xilinx
Xilinx is the worldwide leader in complete programmable logic solutions. For more information, visit www.xilinx.com.
-30-
Related Semiconductor IP
- DSP-Based 112G SerDes
- XTAL oscillator in TSMC-7nm
- GPU
- V-by-One Verification IP
- AI model compression IP
Related News
- Analogue Insight Opens Early Customer Engagement for Low-Power 1–32 Gbps NRZ Transmitter and Receiver IP in GlobalFoundries 45SPCLO for Integrated Co-Packaged Optics
- CAST Enhances Serial Memory Controller IP with Encryption, Low-Power, and ASIL-Ready Options
- Mosys licensee's 1T-SRAM production tops 20 million units
- Avago Advances Its ASIC Technology to the Next Generation: Proves High-Performance 12.5 Gbps SerDes Core in 65 Nm CMOS Process
Latest News
- Arteris Deployed by Speedata for Data Center Compute
- Siemens to acquire Defacto Technologies to complement its EDA portfolio with automated SoC design creation
- Mach42 Completes £7M Funding Round, Led by IP Group With Investment From BGF and Foresight Group
- ELECTRA IC Unveils Comprehensive IP Core Suite for Next-Generation Post-Quantum Cryptography
- CAST Enhances Serial Memory Controller IP with Encryption, Low-Power, and ASIL-Ready Options