UMC tips roadmap, questions 450-mm
Mark LaPedus, EE Times
(06/10/2008 11:04 PM EDT)
ANAHEIM, Calif. -- At the Design Automation Conference (DAC) here, Taiwan foundry provider United Microelectronics Corp. (UMC) outlined its process roadmap and announced several alliances with the EDA community.
And unlike its rival on the island, UMC, the world's second largest foundry vendor, said that it is not pushing the next-generation 450-mm wafer size.
UMC (Hsinchu) has been ramping up 65-nm processes for some time, but it will shortly move into the 45- and 40-nm nodes. Like its foundry rivals, the company has pushed out its high-k and metal gate solution to the 32-nm node.
As of late, the company has been somewhat less vocal about its cutting-edge process technologies, as compared to IBM's ''fab club'' and Taiwan Semiconductor Manufacturing Co. Ltd. (TSMC). "We're definitely not behind," said Lee Chung, vice president of the corporate marketing division at UMC.
(06/10/2008 11:04 PM EDT)
ANAHEIM, Calif. -- At the Design Automation Conference (DAC) here, Taiwan foundry provider United Microelectronics Corp. (UMC) outlined its process roadmap and announced several alliances with the EDA community.
And unlike its rival on the island, UMC, the world's second largest foundry vendor, said that it is not pushing the next-generation 450-mm wafer size.
UMC (Hsinchu) has been ramping up 65-nm processes for some time, but it will shortly move into the 45- and 40-nm nodes. Like its foundry rivals, the company has pushed out its high-k and metal gate solution to the 32-nm node.
As of late, the company has been somewhat less vocal about its cutting-edge process technologies, as compared to IBM's ''fab club'' and Taiwan Semiconductor Manufacturing Co. Ltd. (TSMC). "We're definitely not behind," said Lee Chung, vice president of the corporate marketing division at UMC.
To read the full article, click here
Related Semiconductor IP
- Mesochronous Bridge for PCIe/CXL
- AI-native GPU
- OpenGMSL Verification IP
- OpenGMSL Leaf IP
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
Related News
- Cadence and UMC Certified mmWave Reference Flow Delivers First-Pass Silicon Success
- UMC Announces 40nm RFSOI Platform to Accelerate 5G mmWave Applications
- Cypress Introduces Programmable System on Chip(TM) (PSoC(TM)) in Tiny 4 x 4 mm Package
- Actel Delivers Industry's First 4x4 mm Package For Programmable Logic Devices
Latest News
- SignatureIP Unveils MesoLink, a Mesochronous Bridge for PCIe/CXL Validation
- ICTK Partners with Jiran Security to Drive Post-Quantum Cryptography (PQC) Migration
- S2C Named Andes Technology’s 2026 Partner of the Year
- BrainChip Launches AKD1500 PCIe Card For Edge AI Evaluation Everywhere
- TDK-Micronas adopts Aniah’s AI-powered OneCheck® platform to advance automotive semiconductor development