UMC tips roadmap, questions 450-mm
Mark LaPedus, EE Times
(06/10/2008 11:04 PM EDT)
ANAHEIM, Calif. -- At the Design Automation Conference (DAC) here, Taiwan foundry provider United Microelectronics Corp. (UMC) outlined its process roadmap and announced several alliances with the EDA community.
And unlike its rival on the island, UMC, the world's second largest foundry vendor, said that it is not pushing the next-generation 450-mm wafer size.
UMC (Hsinchu) has been ramping up 65-nm processes for some time, but it will shortly move into the 45- and 40-nm nodes. Like its foundry rivals, the company has pushed out its high-k and metal gate solution to the 32-nm node.
As of late, the company has been somewhat less vocal about its cutting-edge process technologies, as compared to IBM's ''fab club'' and Taiwan Semiconductor Manufacturing Co. Ltd. (TSMC). "We're definitely not behind," said Lee Chung, vice president of the corporate marketing division at UMC.
(06/10/2008 11:04 PM EDT)
ANAHEIM, Calif. -- At the Design Automation Conference (DAC) here, Taiwan foundry provider United Microelectronics Corp. (UMC) outlined its process roadmap and announced several alliances with the EDA community.
And unlike its rival on the island, UMC, the world's second largest foundry vendor, said that it is not pushing the next-generation 450-mm wafer size.
UMC (Hsinchu) has been ramping up 65-nm processes for some time, but it will shortly move into the 45- and 40-nm nodes. Like its foundry rivals, the company has pushed out its high-k and metal gate solution to the 32-nm node.
As of late, the company has been somewhat less vocal about its cutting-edge process technologies, as compared to IBM's ''fab club'' and Taiwan Semiconductor Manufacturing Co. Ltd. (TSMC). "We're definitely not behind," said Lee Chung, vice president of the corporate marketing division at UMC.
To read the full article, click here
Related Semiconductor IP
- MIL-STD-1553 Controller IP
- UFS 5.x Device IP
- UCIe 3.x Controller IP
- Ethernet 800G PCS IP
- CHI to UCIe Bridge IP
Related News
- Cadence and UMC Certified mmWave Reference Flow Delivers First-Pass Silicon Success
- UMC Announces 40nm RFSOI Platform to Accelerate 5G mmWave Applications
- Cypress Introduces Programmable System on Chip(TM) (PSoC(TM)) in Tiny 4 x 4 mm Package
- Actel Delivers Industry's First 4x4 mm Package For Programmable Logic Devices
Latest News
- StarFive and LECARC Forge Partnership to Co-Develop RISC-V Server CPUs and Seize New Opportunities in the Agentic AI Era
- ASICLAND Selected as SK hynix’s Partner for Next-Gen eSSD Development, Establishing a ‘K-Semiconductor Win-Win’ Model
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- Jim Keller: ‘AI Still Obeys the Old Laws of Compute’