TSMC taps ARM's V8 on road to 16-nm FinFET
Rick Merritt, EETimes
10/16/2012 5:21 PM EDT
SAN JOSE, Calif. – TSMC laid out roadmaps for 20-nm planar, 16-nm FinFET and 2.5-D stacks at its annual event here on Tuesday (Oct. 16). The Taiwan foundry will use ARM’s first 64-bit processor, the V8, as a test vehicle for the 16-nm FinFET process with the first tape out of a test chip probably within the next year.
The advent of double patterning at 20 nm and FinFETs at 16 nm pose significant challenges to chip designers, based on talks with TSMC and partner companies. TSMC’s roadmap is roughly in line with rival Globalfoundries that also hopes to make 20nm chips next year and 14-nm FinFET chips in 2014.
To read the full article, click here
Related Semiconductor IP
- USB-C Power Delivery IP Core
- Configurable Multi-Channel DMA Controller
- Samsung Foundry 4nm 1V8 GPIO I3C
- Root-of-Trust IP - High-Assurance Security for Advanced and Regulated Applications
- Root-of-Trust IP - Enhanced-Assurance, Configurable Security for Scalable Semiconductor Designs
Related News
- Credo 16-nm 28G and 56G PAM-4 SerDes Now Available on TSMC FinFET Compact Process
- Sidense Demonstrates Successful 1T-OTP Operation in TSMC 16nm FinFET Process
- Cadence Delivers IP for Automotive Applications with TSMC's Advanced 16nm FinFET C Process
- Synopsys Interface IP Portfolio on 16-nm FinFET Process Meets Stringent Automotive AEC-Q100 Grade 1 Temperature Requirements
Latest News
- Europe’s Chip Industry: Perfect Storm or Perfect Timing?
- Skymizer and MiTAC Computing to Showcase a 2.8-Trillion-Parameter AI Model Running on a Single Air-Cooled Server at SC26
- Arteris Announces Financial Results for the Third Quarter and Estimated Fourth Quarter and Updated Full Year 2026 Guidance
- AccelerComm Partners With Tier-1 Mobile Network Operator to Pioneer AI-Controlled Energy Consumption in 5G Networks
- proteanTecs Appoints Head of Cadence Japan Toshifumi Kaneko to Advisory Board