Report: TSMC's 3nm Fab Could Cost $20 Billion
EE Times
10/9/2017 03:01 PM EDT
SAN FRANCISCO — A 3mn fab being planned by chip foundry giant TSMC is likely to cost more than $20 billion to build and equip, TMSC Chairman Morris Chang told the Bloomberg news service.
TSMC announced last week it would locate what is the world's first announced 3nm fab in the Tianan Science Park in southern Taiwan, laying to rest speculation that TSMC might build the fab in the U.S. or elsewhere outside of Taiwan. TSMC did not give a timeframe for the fab's completetion, but has said in the past it would build a 5- or 3nm fab as early as 2022.
To read the full article, click here
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 3.3V Capable GPIO on TSMC 28nm RF HPC+
- 1.2V Thin Oxide GPIO on TSMC 28nm RF HPC+
- LDO Voltage Regulator, 250 mA, TSMC N3P
- LDO Voltage Regulator, Adjustable 0.45 V to 0.9 V Output, 30 mA, TSMC N3P
Related News
- TSMC to Build 3nm Fab in Tainan Science Park
- GUC Announces Successful Launch of Industry's First 32G UCIe Silicon on TSMC 3nm and CoWoS Technology
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
- TSMC 6-inch Wafer Fab Exit Affirms Strategy Shift
Latest News
- Europe’s Chip Industry: Perfect Storm or Perfect Timing?
- Skymizer and MiTAC Computing to Showcase a 2.8-Trillion-Parameter AI Model Running on a Single Air-Cooled Server at SC26
- Arteris Announces Financial Results for the Third Quarter and Estimated Fourth Quarter and Updated Full Year 2026 Guidance
- AccelerComm Partners With Tier-1 Mobile Network Operator to Pioneer AI-Controlled Energy Consumption in 5G Networks
- proteanTecs Appoints Head of Cadence Japan Toshifumi Kaneko to Advisory Board