Report: TSMC's 3nm Fab Could Cost $20 Billion
EE Times
10/9/2017 03:01 PM EDT
SAN FRANCISCO — A 3mn fab being planned by chip foundry giant TSMC is likely to cost more than $20 billion to build and equip, TMSC Chairman Morris Chang told the Bloomberg news service.
TSMC announced last week it would locate what is the world's first announced 3nm fab in the Tianan Science Park in southern Taiwan, laying to rest speculation that TSMC might build the fab in the U.S. or elsewhere outside of Taiwan. TSMC did not give a timeframe for the fab's completetion, but has said in the past it would build a 5- or 3nm fab as early as 2022.
To read the full article, click here
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 3.3V Capable GPIO on TSMC 28nm RF HPC+
- 1.2V Thin Oxide GPIO on TSMC 28nm RF HPC+
- LDO Voltage Regulator, 250 mA, TSMC N3P
- LDO Voltage Regulator, Adjustable 0.45 V to 0.9 V Output, 30 mA, TSMC N3P
Related News
- TSMC to Build 3nm Fab in Tainan Science Park
- Unveiling the Availability of Industry's First Silicon-Proven 3nm, 24Gbps UCIe™ IP Subsystem with TSMC CoWoS® Technology
- Chips&Media Secures Access to TSMC 3nm Library
- GUC Announces Successful Launch of Industry's First 32G UCIe Silicon on TSMC 3nm and CoWoS Technology
Latest News
- Arteris Deployed by Speedata for Data Center Compute
- Siemens to acquire Defacto Technologies to complement its EDA portfolio with automated SoC design creation
- Mach42 Completes £7M Funding Round, Led by IP Group With Investment From BGF and Foresight Group
- ELECTRA IC Unveils Comprehensive IP Core Suite for Next-Generation Post-Quantum Cryptography
- CAST Enhances Serial Memory Controller IP with Encryption, Low-Power, and ASIL-Ready Options