Truechip announces first customer shipment of USB 3.1 and UFS 2.0 VIP to early adoption partners
February 21, 2014 - Truechip Solutions, the verification IP specialist, announced that it has released early adopter versions of its USB 3.1 and UFS 2.0 VIPs to its partners in the early adoption program.
These VIPs are natively developed in SystemVerilog (UVM) and come with assertions that support dynamic simulation as well as formal verification.
Nitin Kishore, CEO of Truechip, said in a statement, "We take great pride in our customer driven engineering team. We have been working with our early adoption partners to develop these Verification IPs. These IPs support the latest USB and UFS standards, and meet the highest levels of quality. These products are a natural progression of our product portfolio and another step forward in establishing Truechip as the leading, independent provider of verification IPs."
To know more about these VIPs and other products from Truechip, please visit www.truechip.net
Related Semiconductor IP
- UFS 5.0 Host Controller IP
- Verification IP for UFS
- UFS 2.1 Stack & Driver
- UFS Hardware Validation Platform (HVP)
- UFS 2.1 Host Controller IP
Related News
- Truechip adds another new customer for USB 3.1 Verification Solution
- Terminus Circuits and Truechip partner for comprehensive verification of High Speed Serial Protocols, viz.: PCIe Gen4 and USB 3.1
- USB 4.0, USB 3.2, USB 3.1, USB 3.0, USB 2.0, Device, Hub, Host & Dual Mode proven Interface IP Controllers are available immediately to License
- Truechip Adds USB 4 Hub Model & USB 4 Retimer Model to its Verification IP Portfolio
Latest News
- Imec unlocks fourfold UWB range extension using world-first narrowband receiver chip compliant with IEEE 802.15.4ab standard
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology