Truechip announces first customer shipment of DDR3 and DDR4 Verification IPs
December 2, 2014 - Truechip Solutions, the verification IP specialist, announced that it has released early adopter versions of its DDR3 and DDR4 VIPs to its partners in the early adoption program.
These VIPs are natively developed in SystemVerilog (UVM) and come with assertions that support dynamic simulation as well as formal verification.
Both VIPs provide 100% functional coverage and are compatible with industry leading simulators and emulators.
Nitin Kishore, CEO of Truechip, said in a statement, "2014 has been a very successful year for us. We shipped industry's first USB3.1 Verification IP in February 2014, and during the course of the year, this VIP has seen tremendous customer interest and demand. As we prepare for an even stronger 2015, we want to further expand our product portfolio, and this release of DDR3 and DDR4 VIPs, is the first of many other new and exciting product releases that we will be shipping to our customers over the next few months.”
To try out any of Truechip's high quality VIPs or experience industry's first 24X5 support, please visit www.truechip.net.
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- Truechip: Exhibiting and Showcasing Latest Verification IPs and NOC IPs at Design Automation Conference (DAC) 2023
- Uniquify to Present High-Performance DDR3 Memory System in Low-Cost Wire Bond Package, Fastest DDR4 Memory IP at CSIA-ICCAD 2014 in Hong Kong
- Truechip announces first customer shipment of LPDDR3 and LPDDR4 Comprehensive Verification IPs
- Truechip to demonstrate next generation Comprehensive Verification IPs at DAC 2015
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers