Toshiba Develops DNN Hardware IP for Image Recognition AI Processor Visconti 5 for Automotive Driver Assistance Systems
January 7, 2019 -- TOKYO -- Toshiba Electronic Devices & Storage Corporation (“Toshiba”) today announced the development of Deep Neural Network (DNN) hardware IP that will help to realize advanced driver assistance systems (ADAS) and autonomous driving functions. The company will integrate the DNN hardware IP with conventional image processing technology and start sample shipments of Visconti™5, the next generation of Toshiba’s image-recognition processor, in September 2019.
The DNN hardware IP draws on deep learning to deliver more accurate detection and identification of a wider range of objects than image recognition based on conventional pattern recognition and machine learning. It enables Visconti™5 to recognize road traffic signs and road situations at high speed with low power consumption.
Toshiba will promote Visconti™5 equipped with DNN hardware IP as a key component of next-generation advanced driver assistance systems.
Advanced driver assistance systems such as autonomous emergency braking are now being widely adopted, from luxury cars to subcompacts. They are also expected to offer increasingly advanced capabilities - for instance, the 2020 version of the influential European New Car Assessment Programme (Euro NCAP), the EU-backed safety standard, adds testing to avoid collisions at intersections. This trend will increase the demand for more advanced and capable systems.
Toshiba Electronic Devices & Storage Corporation will continue to develop the Visconti™ family and contribute to traffic safety.
Outline of Visconti™5
| Product Series Name | TMPV770 series |
|---|---|
| CPU core | Arm® Cortex®-A53 |
| Arm® Cortex®-R4 processor with Floating Point Unit | |
| Image processing DSP | General DSP |
| Image Processing Accelerator | Affine conversion |
| Pyramid Image Generator | |
| Enhanced CoHOG Feature-based Support Vector Machine | |
| Dense Optical Flow | |
| Template Matching | |
| Dense Stereo Matching | |
| Deep Neural Network | |
| Image Signal Processor | |
| Video input interface | MIPI CSI-2 RX |
| Video output interface | MIPI CSI-2 TX |
Related Semiconductor IP
- Highly scalable inference NPU IP for next-gen AI applications
- NPU IP Core for Edge
- 4-/8-bit mixed-precision NPU IP
- AI inference processor IP
- 4/8-bit mixed-precision NPU IP
Related News
- Toshiba Selects Cadence Tensilica Vision P6 DSP as Image Recognition Processor for its Next-Generation ADAS Chip
- Mythic Acquires Videantis, One of Europe’s Leading Digital Processor IP Companies, to Build the World’s Most Energy-Efficient AI Compute Platform
- Optimum Semiconductor Unveils New Image Recognition SoC
- Renesas Expands RZ/V Series with Built-in Vision AI Accelerator for Accurate Image Recognition and Multi-Camera Image Support
Latest News
- Vayavya Labs and Tenstorrent Partner to Accelerate RISC-V Hardware and Software Development Through Virtual Platform Modeling
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B
- Aion Silicon Named Design Solution Associate in New Rapidus CORE Ecosystem for 2nm Semiconductors
- Arteris Wins Funding to Expand Hardware Design Supply Chain Security Assurance for the Trusted and Assured Microelectronics Program
- UMC Reports Sales for September 2026