Tomorrow's Platform: Multicore, SoCs and IP
By Jessica Davis, Electronic News
9/7/2006
After a long career of providing more computing through higher frequency and greater density, the microprocessor is headed for a retirement of sorts.
But far from the traditional retirement, the microprocessor’s new role will be more of a career change, as the device continues its work but becomes part of a larger team. That was the message from Grant Pierce, Sonics president and CEO, in a keynote address offered during the Semico Research Forecast event in San Jose Wednesday.
9/7/2006
After a long career of providing more computing through higher frequency and greater density, the microprocessor is headed for a retirement of sorts.
But far from the traditional retirement, the microprocessor’s new role will be more of a career change, as the device continues its work but becomes part of a larger team. That was the message from Grant Pierce, Sonics president and CEO, in a keynote address offered during the Semico Research Forecast event in San Jose Wednesday.
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
- SoCs Get a Helping Hand from AI Platform FlexGen
- eSOL to Provide Environment-Enabling, Scalable Real-Time OS “eMCOS®” to Run on Advanced Automotive SoC’s Virtual Platform “R-Car X5H”
- Lightmatter Collaborates with Synopsys to Integrate Advanced Interface IP with Its Passage Co-Packaged Optics Platform
Latest News
- ASYGN Revolutionizes Ultra-Low-Power Embedded AI with Its ColibryNPU Microcontroller
- Tampere University Joins OpenTitan Coalition to Advance RISC-V SoC Security and Open-Source Silicon Research
- Kandou AI to Open India Chip Design Headquarters in Hyderabad
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms