Test, Packaging & Delivery - Through Partnership, Moortec Offer Total ASIC Solution
Plymouth, UK - Feb 20, 2009 - Moortec have enhanced their Custom Chip offering through partnership and now provide a Total ASIC solution to industry. In addition to IC design, layout and verification Moortec can also manage test solution developments, production testing of wafers and component packaging. This includes devices for application areas such as high speed digital, mixed-signal, RF and data communications. Moortec is well positioned to work with a range of supply-chain partners including leading foundries, assembly houses and test system manufacturers - to ensure successful ASIC delivery.
Moortec, established in 2005, provides high quality analogue and mixed-signal IP blocks for system on chip (SoC) semiconductor devices. Moortec also provide Custom Chip solutions to industry for a wide range of applications. Having a track record of delivery to tier-1 semiconductor and product companies, Moortec provide a quick and efficient path to market for customer products.
Related Semiconductor IP
- 1.6T Ultra Ethernet Controller
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
Related News
- D&R Creates Intellectual Property Packaging and Delivery Platform for Alcatel
- D&R introduces a new version of its IP management platform (IPMS) integrating IP Packaging, IP Delivery and CRM features
- Mentor Graphics Inventra Launches eParts IP Repository and Delivery System
- QuickLogic promises one-day delivery of customized chips
Latest News
- Imec unlocks fourfold UWB range extension using world-first narrowband receiver chip compliant with IEEE 802.15.4ab standard
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology