Synopsys IP move shows China, analog in the driver's seat
Rick Merritt, EE Times
(09/05/2006 8:09 PM EDT)
SAN JOSE, Calif. — Synopsys Inc. said Tuesday (Sept. 5). it is making the heart of its mixed-signal intellectual property (IP) available for the 130-nm process of foundry Semiconductor Manufacturing International Corp. (SMIC) in Shanghai. The move shows both China and analog are driving growth in new chip designs.
Synopsys now has cores available in the SMIC process for PCI Express, Serial ATA, USB and XAUI. The move was driven largely by "quite a lot of demand" from consumer OEMs in China wanting USB cores and computer OEMs asking for PCI Express cores for ExpressCard products, said Navraj Nandra, director product marketing for mixed-signal IP at Synopsys.
The company supports as many as 30 different fab processes for its USB cores, including TSMC and the 65-nm process of the IBM/Chartered alliance. The group is also working with SMIC to bring the cores to the fab's 90-nm process.
(09/05/2006 8:09 PM EDT)
SAN JOSE, Calif. — Synopsys Inc. said Tuesday (Sept. 5). it is making the heart of its mixed-signal intellectual property (IP) available for the 130-nm process of foundry Semiconductor Manufacturing International Corp. (SMIC) in Shanghai. The move shows both China and analog are driving growth in new chip designs.
Synopsys now has cores available in the SMIC process for PCI Express, Serial ATA, USB and XAUI. The move was driven largely by "quite a lot of demand" from consumer OEMs in China wanting USB cores and computer OEMs asking for PCI Express cores for ExpressCard products, said Navraj Nandra, director product marketing for mixed-signal IP at Synopsys.
The company supports as many as 30 different fab processes for its USB cores, including TSMC and the 65-nm process of the IBM/Chartered alliance. The group is also working with SMIC to bring the cores to the fab's 90-nm process.
To read the full article, click here
Related Semiconductor IP
- CXS c/d/Lite Verification IP
- USB OTG 2.0 with xHCI Verification IP
- DDR5 RDIMM Verification IP
- FlexRay Verification IP
- UCIe 3.0 Verification IP
Related News
- Reports: ARM China makes independent move in autonomous driving
- Agile Analog to move into iconic Radio House office block in Cambridge, UK to enable significant increase in engineering staff
- Synopsys and TSMC Advance Analog Design Migration with Reference Flow Across Advanced TSMC Processes
- Synopsys Achieves Certification of its AI-driven Digital and Analog Flows and IP on Samsung Advanced SF2 GAA Process
Latest News
- ForwardEdge ASIC Announces UCIe 3.0 IP Solution to Accelerate Next-Generation Chiplet-Based ASIC Innovation
- Arm welcomes favorable jury verdict in Qualcomm litigation
- Marvell, Microsoft and Oracle Establish OCP Working Group to Standardize Data Center Hardware Security
- At GAITA, PUFsecurity Shows How PUFrt and PUF-Based HSMs Give Agentic and Physical AI a Verifiable Root of Trust
- QuickLogic Secures Six-Figure eFPGA IP Contract for Automotive Industrial SoC