Synopsys IP move shows China, analog in the driver's seat
Rick Merritt, EE Times
(09/05/2006 8:09 PM EDT)
SAN JOSE, Calif. — Synopsys Inc. said Tuesday (Sept. 5). it is making the heart of its mixed-signal intellectual property (IP) available for the 130-nm process of foundry Semiconductor Manufacturing International Corp. (SMIC) in Shanghai. The move shows both China and analog are driving growth in new chip designs.
Synopsys now has cores available in the SMIC process for PCI Express, Serial ATA, USB and XAUI. The move was driven largely by "quite a lot of demand" from consumer OEMs in China wanting USB cores and computer OEMs asking for PCI Express cores for ExpressCard products, said Navraj Nandra, director product marketing for mixed-signal IP at Synopsys.
The company supports as many as 30 different fab processes for its USB cores, including TSMC and the 65-nm process of the IBM/Chartered alliance. The group is also working with SMIC to bring the cores to the fab's 90-nm process.
(09/05/2006 8:09 PM EDT)
SAN JOSE, Calif. — Synopsys Inc. said Tuesday (Sept. 5). it is making the heart of its mixed-signal intellectual property (IP) available for the 130-nm process of foundry Semiconductor Manufacturing International Corp. (SMIC) in Shanghai. The move shows both China and analog are driving growth in new chip designs.
Synopsys now has cores available in the SMIC process for PCI Express, Serial ATA, USB and XAUI. The move was driven largely by "quite a lot of demand" from consumer OEMs in China wanting USB cores and computer OEMs asking for PCI Express cores for ExpressCard products, said Navraj Nandra, director product marketing for mixed-signal IP at Synopsys.
The company supports as many as 30 different fab processes for its USB cores, including TSMC and the 65-nm process of the IBM/Chartered alliance. The group is also working with SMIC to bring the cores to the fab's 90-nm process.
To read the full article, click here
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- Reports: ARM China makes independent move in autonomous driving
- Agile Analog to move into iconic Radio House office block in Cambridge, UK to enable significant increase in engineering staff
- Synopsys and TSMC Collaborate to Accelerate 2nm Innovation for Advanced SoC Design with Certified Digital and Analog Design Flows
- Synopsys and TSMC Advance Analog Design Migration with Reference Flow Across Advanced TSMC Processes
Latest News
- ASYGN Revolutionizes Ultra-Low-Power Embedded AI with Its ColibryNPU Microcontroller
- Tampere University Joins OpenTitan Coalition to Advance RISC-V SoC Security and Open-Source Silicon Research
- Kandou AI to Open India Chip Design Headquarters in Hyderabad
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms