Strategies for Addressing More Complex Custom Chip Design
By Abhishek Jadhav, EETimes | March 21, 2025
Custom chip design is a multifaceted process involving many considerations, from power efficiency and performance trade-offs to manufacturing and packaging complexities. One of the primary challenges in this domain is managing power, performance and area (PPA) trade-offs.
Designers must carefully balance these factors to ensure that the final product meets the strict requirements of modern applications like AI at the edge or HPC workloads. Additionally, the process involves navigating geopolitical disruptions and supply chain constraints, which can delay production and increase costs.
To read the full article, click here
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related News
- Seligman Ventures Leads Cognichip’s $60M Series A to Back Physics-Informed AI for Chip Design, Intel CEO Lip-Bu Tan and Seligman Ventures’ Umesh Padval Join the Board
- IC Manage Advances GDP-AI for Custom IC Design with Virtuoso
- Cadence Unveils Industry’s First Fully Autonomous Virtual Engineer for Chip Design, powered by NVIDIA
- ICE-G3 EPU Adds Cluster Controller to Save More Energy For Complex Chip Power Architectures
Latest News
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology
- MIPI A-PHY To Power Industry’s First Four-Company Automotive SerDes Interoperability Demonstration at AutoSens USA