Startups say ESL adoption accelerating
Dylan McGrath, EE Times
(02/01/2006 2:07 PM EST)
SAN FRANCISCO — The adoption of electronic system level (ESL) design methodology is accelerating, according to a pair of Waltham, Mass.-based startups, Bluespec Inc. and Carbon Design Systems Inc., each of which touted business expansion this week.
According to Shiv Tasker, Bluespec CEO, designers are beginning to use ESL for more complex circuits, such as main system interconnects, direct memory access controllers, processor cores and physical layers of peripherals.
Tasker said Bluespec, which provides technology that synthesizes SystemVerilog design and verification assertions into Verilog 1995 RTL, is seeing a lot of interest from companies working on chips for the H.264 video compression standard. Because H.264 offers three different profiles, Tasker said, designers are grappling with a lot of implementation choices.
(02/01/2006 2:07 PM EST)
SAN FRANCISCO — The adoption of electronic system level (ESL) design methodology is accelerating, according to a pair of Waltham, Mass.-based startups, Bluespec Inc. and Carbon Design Systems Inc., each of which touted business expansion this week.
According to Shiv Tasker, Bluespec CEO, designers are beginning to use ESL for more complex circuits, such as main system interconnects, direct memory access controllers, processor cores and physical layers of peripherals.
Tasker said Bluespec, which provides technology that synthesizes SystemVerilog design and verification assertions into Verilog 1995 RTL, is seeing a lot of interest from companies working on chips for the H.264 video compression standard. Because H.264 offers three different profiles, Tasker said, designers are grappling with a lot of implementation choices.
Related Semiconductor IP
- ONFI/Toggle IP
- 8 - 24MHz Xtal Oscillator on TSMC 22nm
- 32kHz Xtal Oscillator on TSMC 22nm
- 1.056GHz SSCG PLL on TSMC 40nm
- 1.25GHz Multiplying PLL on TSMC 40nm
Related News
- ESL may rescue EDA, analysts say
- ESL needs more work, panelists say
- RISC-V Celebrates Incredible Year of Growth and Progress, Ratifying Multiple Technical Specifications, Launching New Education Programs, and Accelerating Broad Industry Adoption
- Avery Design Systems Announces Verification Support for New UCIe standard, Accelerating Adoption of Chiplet Interconnect Protocol
Latest News
- SiFive Paves the Path to Accelerated Adoption of RISC-V in the Datacenter with the BigSky Development Server
- Perceptia Releases Design Kit for pPLL03 on Samsung Foundry 14LPU Platform
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications
- Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure
- BrainChip Launches Symphony Community Akida Bundle For IBM’s Workload Management Solution