Startups say ESL adoption accelerating
Dylan McGrath, EE Times
(02/01/2006 2:07 PM EST)
SAN FRANCISCO — The adoption of electronic system level (ESL) design methodology is accelerating, according to a pair of Waltham, Mass.-based startups, Bluespec Inc. and Carbon Design Systems Inc., each of which touted business expansion this week.
According to Shiv Tasker, Bluespec CEO, designers are beginning to use ESL for more complex circuits, such as main system interconnects, direct memory access controllers, processor cores and physical layers of peripherals.
Tasker said Bluespec, which provides technology that synthesizes SystemVerilog design and verification assertions into Verilog 1995 RTL, is seeing a lot of interest from companies working on chips for the H.264 video compression standard. Because H.264 offers three different profiles, Tasker said, designers are grappling with a lot of implementation choices.
(02/01/2006 2:07 PM EST)
SAN FRANCISCO — The adoption of electronic system level (ESL) design methodology is accelerating, according to a pair of Waltham, Mass.-based startups, Bluespec Inc. and Carbon Design Systems Inc., each of which touted business expansion this week.
According to Shiv Tasker, Bluespec CEO, designers are beginning to use ESL for more complex circuits, such as main system interconnects, direct memory access controllers, processor cores and physical layers of peripherals.
Tasker said Bluespec, which provides technology that synthesizes SystemVerilog design and verification assertions into Verilog 1995 RTL, is seeing a lot of interest from companies working on chips for the H.264 video compression standard. Because H.264 offers three different profiles, Tasker said, designers are grappling with a lot of implementation choices.
Related Semiconductor IP
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
- UCIe-S (Gen2) Compatible PHY for Standard Package (x16) in TSMC N3P, North/South Orientation
- DSP-Based 112G SerDes
- XTAL oscillator in TSMC-7nm
Related News
- ESL may rescue EDA, analysts say
- ESL needs more work, panelists say
- RISC-V Celebrates Incredible Year of Growth and Progress, Ratifying Multiple Technical Specifications, Launching New Education Programs, and Accelerating Broad Industry Adoption
- Avery Design Systems Announces Verification Support for New UCIe standard, Accelerating Adoption of Chiplet Interconnect Protocol
Latest News
- BrainChip Partners with Celus to Bring Its Neuromorphic Edge AI Processor to the CELUS Design Platform
- Ambiq and ChipAgents Collaborate to Advance Agentic AI for Semiconductor Engineering
- Menta Contributes to the Successful Completion of the European Processor Initiative and Confirms its Role in Shaping Future Computing Architectures
- CEA-Leti Looks Beyond SRAM and DRAM as AI Reshapes the Memory Roadmap
- Arteris Deployed by Speedata for Data Center Compute