Startups say ESL adoption accelerating
Dylan McGrath, EE Times
(02/01/2006 2:07 PM EST)
SAN FRANCISCO — The adoption of electronic system level (ESL) design methodology is accelerating, according to a pair of Waltham, Mass.-based startups, Bluespec Inc. and Carbon Design Systems Inc., each of which touted business expansion this week.
According to Shiv Tasker, Bluespec CEO, designers are beginning to use ESL for more complex circuits, such as main system interconnects, direct memory access controllers, processor cores and physical layers of peripherals.
Tasker said Bluespec, which provides technology that synthesizes SystemVerilog design and verification assertions into Verilog 1995 RTL, is seeing a lot of interest from companies working on chips for the H.264 video compression standard. Because H.264 offers three different profiles, Tasker said, designers are grappling with a lot of implementation choices.
(02/01/2006 2:07 PM EST)
SAN FRANCISCO — The adoption of electronic system level (ESL) design methodology is accelerating, according to a pair of Waltham, Mass.-based startups, Bluespec Inc. and Carbon Design Systems Inc., each of which touted business expansion this week.
According to Shiv Tasker, Bluespec CEO, designers are beginning to use ESL for more complex circuits, such as main system interconnects, direct memory access controllers, processor cores and physical layers of peripherals.
Tasker said Bluespec, which provides technology that synthesizes SystemVerilog design and verification assertions into Verilog 1995 RTL, is seeing a lot of interest from companies working on chips for the H.264 video compression standard. Because H.264 offers three different profiles, Tasker said, designers are grappling with a lot of implementation choices.
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- ESL may rescue EDA, analysts say
- ESL needs more work, panelists say
- RISC-V Celebrates Incredible Year of Growth and Progress, Ratifying Multiple Technical Specifications, Launching New Education Programs, and Accelerating Broad Industry Adoption
- Avery Design Systems Announces Verification Support for New UCIe standard, Accelerating Adoption of Chiplet Interconnect Protocol
Latest News
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI
- GlobalFoundries marks Dresden expansion milestone, announces next-generation platform for Physical AI
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools