Silicon Hive Licenses Avispa Processor to Agere Systems
Eindhoven, The Netherlands, August 04, 2005 - Silicon Hive today announced that it has licensed its AVISPA processor to Agere Systems for use in future Agere semiconductor system-on-a-chip (SoC) products.
Silicon Hive’s technology will be instrumental in enabling Agere to accelerate its product deliveries, offer more flexible and diverse product features, and adhere more easily and economically to changing industry standards.
The AVISPA family of processors, winner of the 2003 “Best Soft-IP Processor Core” award given by In-Stat, elevates the concept of Very-Long Instruction Word (VLIW) to a new level. Several dozen operations can be executed every cycle in an AVISPA, fully under compiler control, and at a fraction of the gate-count of traditional processors. AVISPA processors rival hard-wired logic in both silicon efficiency (MOPS/mm2) and computational efficiency (MOPS/mW), with the added benefit of C-level programmability.
“We’re excited about working with Agere to help them build next generation SoCs with minimal risk,” said Dr. Geoffrey Burns, Silicon Hive’s Director of Product Management.
About Silicon Hive
Silicon Hive is a worldwide supplier of semiconductor intellectual property. The company designs, builds and sells application-specific solutions for communications and media processing; tuned processor cores; and program development tools with application libraries. Silicon Hive products enable semiconductor companies to make fully programmable System-on-Chips (SoCs). The patented technology has been matured over a 10 years period at Philips Research. Silicon Hive belongs to the portfolio of the Philips Technology Incubator and is a fully owned business of Philips Electronics N.V.
Silicon Hive’s technology will be instrumental in enabling Agere to accelerate its product deliveries, offer more flexible and diverse product features, and adhere more easily and economically to changing industry standards.
The AVISPA family of processors, winner of the 2003 “Best Soft-IP Processor Core” award given by In-Stat, elevates the concept of Very-Long Instruction Word (VLIW) to a new level. Several dozen operations can be executed every cycle in an AVISPA, fully under compiler control, and at a fraction of the gate-count of traditional processors. AVISPA processors rival hard-wired logic in both silicon efficiency (MOPS/mm2) and computational efficiency (MOPS/mW), with the added benefit of C-level programmability.
“We’re excited about working with Agere to help them build next generation SoCs with minimal risk,” said Dr. Geoffrey Burns, Silicon Hive’s Director of Product Management.
About Silicon Hive
Silicon Hive is a worldwide supplier of semiconductor intellectual property. The company designs, builds and sells application-specific solutions for communications and media processing; tuned processor cores; and program development tools with application libraries. Silicon Hive products enable semiconductor companies to make fully programmable System-on-Chips (SoCs). The patented technology has been matured over a 10 years period at Philips Research. Silicon Hive belongs to the portfolio of the Philips Technology Incubator and is a fully owned business of Philips Electronics N.V.
Related Semiconductor IP
- Ultra Ethernet MAC & PCS 100G/200G/400G/800G
- Ethernet PCS 100G/200G/400G/800G/1.6T
- Ethernet MAC 100G/200G/400G/800G/1.6T
- Junction Over-Temperature Detector with Linear Centigrade-to-Voltage Output - X-FAB XT018
- Performance P570 Gen 3
Related News
- Silicon Hive announces two new Avispa processors
- Agere Systems expands licensing agreement with Silicon Hive for HiveFlex processors
- Sophgo Licenses SiFive RISC-V Processor Cores to Drive High-Performance AI Computing Innovation
- Ubilite Licenses RISC-V Application Processor IP Core from CAST
Latest News
- SkyeChip Berhad Delivers 35.0% Net Profit Growth Ahead of Main Market Debut on 20 May 2026
- Quantum eMotion and JMEM TEK Sign Consortium Agreement to Accelerate Quantum-Resilient Semiconductor SoC Development
- Silvaco Announces Immediate Availability of Mixel MIPI C-PHY/D-PHY Combo IP on TSMC N2P Process
- BrainChip Strikes IP Licensing Deal with ASICLAND
- Arteris Technology Adopted by Li Auto for Intelligent Vehicles