Silicon Hive Licenses Avispa Processor to Agere Systems
Eindhoven, The Netherlands, August 04, 2005 - Silicon Hive today announced that it has licensed its AVISPA processor to Agere Systems for use in future Agere semiconductor system-on-a-chip (SoC) products.
Silicon Hive’s technology will be instrumental in enabling Agere to accelerate its product deliveries, offer more flexible and diverse product features, and adhere more easily and economically to changing industry standards.
The AVISPA family of processors, winner of the 2003 “Best Soft-IP Processor Core” award given by In-Stat, elevates the concept of Very-Long Instruction Word (VLIW) to a new level. Several dozen operations can be executed every cycle in an AVISPA, fully under compiler control, and at a fraction of the gate-count of traditional processors. AVISPA processors rival hard-wired logic in both silicon efficiency (MOPS/mm2) and computational efficiency (MOPS/mW), with the added benefit of C-level programmability.
“We’re excited about working with Agere to help them build next generation SoCs with minimal risk,” said Dr. Geoffrey Burns, Silicon Hive’s Director of Product Management.
About Silicon Hive
Silicon Hive is a worldwide supplier of semiconductor intellectual property. The company designs, builds and sells application-specific solutions for communications and media processing; tuned processor cores; and program development tools with application libraries. Silicon Hive products enable semiconductor companies to make fully programmable System-on-Chips (SoCs). The patented technology has been matured over a 10 years period at Philips Research. Silicon Hive belongs to the portfolio of the Philips Technology Incubator and is a fully owned business of Philips Electronics N.V.
Silicon Hive’s technology will be instrumental in enabling Agere to accelerate its product deliveries, offer more flexible and diverse product features, and adhere more easily and economically to changing industry standards.
The AVISPA family of processors, winner of the 2003 “Best Soft-IP Processor Core” award given by In-Stat, elevates the concept of Very-Long Instruction Word (VLIW) to a new level. Several dozen operations can be executed every cycle in an AVISPA, fully under compiler control, and at a fraction of the gate-count of traditional processors. AVISPA processors rival hard-wired logic in both silicon efficiency (MOPS/mm2) and computational efficiency (MOPS/mW), with the added benefit of C-level programmability.
“We’re excited about working with Agere to help them build next generation SoCs with minimal risk,” said Dr. Geoffrey Burns, Silicon Hive’s Director of Product Management.
About Silicon Hive
Silicon Hive is a worldwide supplier of semiconductor intellectual property. The company designs, builds and sells application-specific solutions for communications and media processing; tuned processor cores; and program development tools with application libraries. Silicon Hive products enable semiconductor companies to make fully programmable System-on-Chips (SoCs). The patented technology has been matured over a 10 years period at Philips Research. Silicon Hive belongs to the portfolio of the Philips Technology Incubator and is a fully owned business of Philips Electronics N.V.
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related News
- Silicon Hive announces two new Avispa processors
- Agere Systems expands licensing agreement with Silicon Hive for HiveFlex processors
- Sophgo Licenses SiFive RISC-V Processor Cores to Drive High-Performance AI Computing Innovation
- Ubilite Licenses RISC-V Application Processor IP Core from CAST
Latest News
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology
- MIPI A-PHY To Power Industry’s First Four-Company Automotive SerDes Interoperability Demonstration at AutoSens USA