Samsung Running 28nm FDSOI Chip Process
Peter Clarke, EETimes
12/23/2015 11:30 AM EST
The report is in the form of an interview with Kelvin Low senior director of marketing for Samsung Foundry and Axel Foscher, director of Samsung System LSI business in Europe. Soitec SA, the manufacturer of SOI wafers used in FDSOI production, is the publisher of Advanced Substrate News.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- DEEPX Signs 2nm Process Agreement with Samsung Foundry to Develop World’s First On-Device Generative AI Chip ‘DX-M2’
- Samsung and STMicroelectronics Sign Strategic Agreement to Expand 28nm FD-SOI Technology
- Cadence Announces Availability of IP Solutions on 28nm FD-SOI Process
- Synopsys, STMicroelectronics and Samsung Collaborate to Accelerate Adoption of 28-nm FD-SOI Technology for SoC Design
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers