Rockfish Technology Launches Interlaken Verification IP
-- Rockfish Technology today announced the release of its second generation Verification IP with the addition of the Interlaken Bus Functional Model (BFM). Interlaken is a new high speed chip-to-chip interconnect protocol developed jointly by Cisco Systems and Cortina Systems.
Rockfish Technology’s strategy to gain market share in the verification IP space is to offer attractive licensing terms. “Our goal is to provide our customers the maximum possible value by delivering the IP unencrypted and free of usage restrictions at an attractive price,” said Jason Jones, Founder Rockfish Technology. “Our customers may modify and use the IP freely as their own.”
The new Interlaken offering augments Rockfish Technology’s existing Ethernet SGMII and XAUI BFMs. The Ethernet BFMs offer a solution for the network line side of a device. Now Rockfish Technology’s offerings with the Interlaken BFM cover both the line side and device side of a networking ASSP.
The Interlaken BFM has an easy to use interface for the customer’s testbench consisting of a clocked data bus and control lines. Alternatively, Rockfish Technology offers a SystemVerilog packet based testbench for those customers needing a complete solution.
About Rockfish Technology
Rockfish Technology, an Electronic Design Automation (EDA) and design services company for the semiconductor industry, incorporated in 2005 in California. Rockfish Technology’s focus is providing the key IP and services to augment the customers functional verification effort and ensure the highest quality customer RTL.
Related Semiconductor IP
- Interlaken Verification IP
- Interlaken Intel® FPGA IP
- Interlaken Look-Aside Intel® FPGA IP
- Interlaken Verification IP
- Interlaken Synthesizable Transactor
Related News
- Cswitch Corporation Selects Rockfish Technology for Interlaken Verification IP
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Cadence Tapes Out UCIe IP Solution at 64G Speeds on TSMC N3P Technology
- LTSCT and Andes Technology Sign Strategic IP Licensing Master Agreement to accelerate RISC-V Based Advanced Semiconductor Solutions
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer