RISC-V: Shaping the Future of Mobility with Open Standards and Strong Partnership
By Andrea Gallo, CEO of RISC-V International
EETimes | September 16, 2025
The automotive industry gathered this week in Munich to drive the future of mobility forward, with a particular focus on compute and software, two of the most important components of future innovation.
RISC-V International and Infineon Technologies took this opportunity to curate the RISC-V Automotive Conference 2025, bringing together the RISC-V automotive ecosystem to discuss the future of the Software-Defined Vehicle.
The overarching theme was “Shaping the Future of Mobility with Open Standards and Strong Partnership,” and this partnership was in clear view with many different companies, including Synopsys, MIPS, Hightec, Lauterbach, Green Hills Software, Tasking, PLS, Qt, MathWorks, and Quintauris, joining the event.
RISC-V is the open industry standard Instruction Set Architecture (ISA), bringing new possibilities for innovation to automotive. An ISA is the interface between hardware and software, and the open nature of the RISC-V ISA enables hardware and software to form a closer relationship for a more optimized and innovative solution.
“Software-defined means workload designed,” I argued. Workload designed silicon, the concept of designing your hardware and software together, needs an open industry standard ISA to be realized. I also outlined how industry standards such as RISC-V, developed by a global community, are a catalyst to innovation, spurring growth and opportunities for a wide range of stakeholders.
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- RISC-V IOPMP IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Multi-core capable RISC-V processor with vector extensions
Related News
- Menta Contributes to the Successful Completion of the European Processor Initiative and Confirms its Role in Shaping Future Computing Architectures
- RESOLVE, a Strategic Initiative Shaping the Future of High-Value-Added Electronic Products in Europe
- SiFive Paves the Path to Accelerated Adoption of RISC-V in the Datacenter with the BigSky Development Server
- Rambus Enhances Enterprise-Grade Security for Data Center and AI SoCs with CryptoManager™ Root of Trust Supporting the Caliptra™ Specification
Latest News
- BrainChip Launches AKD1500 Raspberry Pi 5 Kit: Giving Developers a Direct Path from Prototype to Production
- Cadence Joins the Genesis Mission Consortium to Advance AI-Driven Scientific Discovery and Microelectronics Innovation
- Onsemi picks up Codasip’s low-end RISC-V business for $14.5 million
- Semidynamics and Nokia Explore Collaboration to Strengthen Europe’s Sovereign AI Capabilities
- VeriSilicon Introduces GLTiny™ 3D GPU Programming Model for Ultra-Low-Power, Memory-Efficient Wearable Devices