RISC-V: Shaping the Future of Mobility with Open Standards and Strong Partnership
By Andrea Gallo, CEO of RISC-V International
EETimes | September 16, 2025

The automotive industry gathered this week in Munich to drive the future of mobility forward, with a particular focus on compute and software, two of the most important components of future innovation.
RISC-V International and Infineon Technologies took this opportunity to curate the RISC-V Automotive Conference 2025, bringing together the RISC-V automotive ecosystem to discuss the future of the Software-Defined Vehicle.
The overarching theme was “Shaping the Future of Mobility with Open Standards and Strong Partnership,” and this partnership was in clear view with many different companies, including Synopsys, MIPS, Hightec, Lauterbach, Green Hills Software, Tasking, PLS, Qt, MathWorks, and Quintauris, joining the event.
RISC-V is the open industry standard Instruction Set Architecture (ISA), bringing new possibilities for innovation to automotive. An ISA is the interface between hardware and software, and the open nature of the RISC-V ISA enables hardware and software to form a closer relationship for a more optimized and innovative solution.
“Software-defined means workload designed,” I argued. Workload designed silicon, the concept of designing your hardware and software together, needs an open industry standard ISA to be realized. I also outlined how industry standards such as RISC-V, developed by a global community, are a catalyst to innovation, spurring growth and opportunities for a wide range of stakeholders.
To read the full article, click here
Related Semiconductor IP
- RISC-V Display Connectivity Subsystem (DCS)
- RISC-V IOPMP IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
Related News
- MIPS and INOVA Collaborate to put Physical AI into the palm of Robotic hands with new Reference Platform
- IBM Announces Strategic Collaboration with Arm to Shape the Future of Enterprise Computing
- Cadence and NVIDIA Expand Partnership to Reinvent Engineering for the Age of AI and Accelerated Computing
- Microchip and AVIVA Links Achieve Groundbreaking ASA-ML Interoperability, Accelerating the Shift to Open Standards for Automotive Connectivity
Latest News
- SkyeChip Berhad Delivers 35.0% Net Profit Growth Ahead of Main Market Debut on 20 May 2026
- Quantum eMotion and JMEM TEK Sign Consortium Agreement to Accelerate Quantum-Resilient Semiconductor SoC Development
- Silvaco Announces Immediate Availability of Mixel MIPI C-PHY/D-PHY Combo IP on TSMC N2P Process
- BrainChip Strikes IP Licensing Deal with ASICLAND
- Arteris Technology Adopted by Li Auto for Intelligent Vehicles