PMC-Sierra plans to use 32-bit cores from MIPS Technologies
PMC-Sierra plans to use 32-bit cores from MIPS Technologies
By Semiconductor Business News
March 6, 2001 (11:27 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010306S0016
MOUNTAIN VIEW, Calif. -- MIPS Technologies Inc. here today (March 6) announced it has licensed its 32-bit embedded processor technology to PMC-Sierra Inc. for use in chip products aimed at networking applications. PMC-Sierra in Burnaby, British Columbia, already uses MIPS Technologies' 64-bit processor cores. "Licensing their 32-bit technology expands our product offerings for the access and core broadband infrastructure markets," said Kevin Huscroft, vice president of R&D and chief technology officer at PMC-Sierra. Terms of the new licensing pact were not released. PMC-Sierra also did not release details about its 32-bit product plans or the timing when new chip will be introduced.
Related Semiconductor IP
- 100-10Gbps Ethernet MAC Controller
- SD Card Controller
- AXI4 Memory Controller IP Core
- AXI-Lite I2C Controller Core
- LVDS Transceiver IP core
Related News
- MIPS Technologies and TSMC form strategic alliance to deliver "hard" versions of MIPS 32 and 64 Bit Processor Cores
- ChipX Partners with Beyond Semiconductor to Offer 32 bit Processors
- AKA Introduces New High Performance 32 bit ARM9-based Smart Logic Module
- Cortus Announces FPS6 32 bit Floating Point Microcontroller IP Core for High Performance Control and Signal Processing Applications
Latest News
- BrainChip Launches AKD1500 Raspberry Pi 5 Kit: Giving Developers a Direct Path from Prototype to Production
- Cadence Joins the Genesis Mission Consortium to Advance AI-Driven Scientific Discovery and Microelectronics Innovation
- Onsemi picks up Codasip’s low-end RISC-V business for $14.5 million
- Semidynamics and Nokia Explore Collaboration to Strengthen Europe’s Sovereign AI Capabilities
- VeriSilicon Introduces GLTiny™ 3D GPU Programming Model for Ultra-Low-Power, Memory-Efficient Wearable Devices