Parallel processor firm enhances core for HD video
(07/20/2006 9:54 AM EDT)
LONDON
— PACT XPP Technologies AG, a developer of a reconfigurable highly parallel processor, has redesigned its technology to produce the XPP-III version of its architecture and claimed that performance, for the first time, allows high definition video decoding without additional hardware accelerators.
On the original version of the XPP architecture, released in October 2000, PACT included 128 processors and an FPGA-like array of interconnectivity. Pact (Munich, Germany) added a package of video processor configurations and multi-standard video codecs for porting to its XPP-II parallel processor in January 2005.
The XPP-III is a software programmable standalone processor platform for signal processing applications. It combines a coarse-grained reconfigurable array with a sequential architecture for the control-flow code. Although the main target application is video, the XPP-III is a general purpose processor which can be used in other application fields such as wireless baseband processing, the company said.
To read the full article, click here
Related Semiconductor IP
- CXS c/d/Lite Verification IP
- USB OTG 2.0 with xHCI Verification IP
- DDR5 RDIMM Verification IP
- FlexRay Verification IP
- UCIe 3.0 Verification IP
Related News
- Announcing superfast, HD Audio & Video through HDMI 2.0 Tx & Rx PHY & Controller IP Cores uncompressed data transfer in 28HPC+ and 12FFC!
- Synopsys Acquires RISC-V Processor Simulation Tools Firm
- Noesis Technologies releases its Ultra High Speed FFT/IFFT processor IP Core
- Sondrel awarded new Video Processor ASIC design and supply contract for a leading provider of High-Performance Video systems
Latest News
- ForwardEdge ASIC Announces UCIe 3.0 IP Solution to Accelerate Next-Generation Chiplet-Based ASIC Innovation
- Arm welcomes favorable jury verdict in Qualcomm litigation
- Marvell, Microsoft and Oracle Establish OCP Working Group to Standardize Data Center Hardware Security
- At GAITA, PUFsecurity Shows How PUFrt and PUF-Based HSMs Give Agentic and Physical AI a Verifiable Root of Trust
- QuickLogic Secures Six-Figure eFPGA IP Contract for Automotive Industrial SoC