Panel debates fate of IP core startups
Brian Fuller
(03/01/2004 12:00 PM EST)
Paris - The days of the small intellectual-property (IP) core vendor aren't numbered, but customer interest in vendor consolidation makes the survival of startups in this business sector increasingly difficult.
"I don't want to be the bearer of bad news, but the barriers to [market] entry are big," Philippe Magarshack, vice president of central R&D for STMicroelectronics, told a panel at the Design Automation and Test in Europe conference here last month. "I'm interested in long-term relationship, partnership-style." ST is "not interested" in contracting with two guys doing an MPEG decoder in their garage, Magarshack added.
Mike Kaskowitz, vice president and general manager for Mentor Graphics Corp.'s IP division, said, "It's very difficult. When you get to the technical sell, it's tough. They want engineers on site to help them out. That's almost impossible."
Hal Barbour of Cast Inc., a small IP vendor, chimed in from the audience to rebut the notion. "It's not a glorious business; it's a nuts-and-bolts business. For people who have that kind of focus, I don't care how small you are, there's lots of future in the IP business."
While some argued that IP is going to become the forte of the foundries, Kevin Meyer, vice president of marketing and services at foundry Chartered Semiconductor Manufacturing, said it won't be a complete shift. "I don't see that," he said. "We would prefer to stay on process development and our value-add in that respect. We continue to work with partners on design enablement."
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- Panel debates value of mixed-signal design tools
- FSA panel debates crosstalk doom
- ARM’s CEO, Warren East, joins startup’s advisory panel
- TES offers PKCS IP Core for System-on-Chip (SoC) Designs
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers