No nanoelectronics technology can replace CMOS until 2030, says TI exec
Anne-Francoise Pele
EETimes Europe (10/02/2008 7:44 AM EDT)
SOPHIA ANTIPOLIS — Fifty years ago, Jack St. Clair Kilby, working for Texas Instruments Inc. (Dallas, Texas), invented the integrated circuit. At the SAME Forum, in the Science Technological Park of Sophia Antipolis, South of France, Dennis Buss, chief scientist at TI, gave a retrospective look and a prospective analysis of the semiconductor industry as Moore's law is expected to stagnate toward the end of the next decade.
Looking back on 38 years of history, and more precisely 38 years of semiconductor scaling, Buss highlighted that, at every generation, feature size shrinks by 70 percent, transistor density doubles, wafer cost increases by 20 percent, and chip cost comes down by 40 percent. Generations, he continued, occur regularly, on average, every 2.9 years over the past 35 years. Recently, it has occurred every 2 years.
EETimes Europe (10/02/2008 7:44 AM EDT)
SOPHIA ANTIPOLIS — Fifty years ago, Jack St. Clair Kilby, working for Texas Instruments Inc. (Dallas, Texas), invented the integrated circuit. At the SAME Forum, in the Science Technological Park of Sophia Antipolis, South of France, Dennis Buss, chief scientist at TI, gave a retrospective look and a prospective analysis of the semiconductor industry as Moore's law is expected to stagnate toward the end of the next decade.
Looking back on 38 years of history, and more precisely 38 years of semiconductor scaling, Buss highlighted that, at every generation, feature size shrinks by 70 percent, transistor density doubles, wafer cost increases by 20 percent, and chip cost comes down by 40 percent. Generations, he continued, occur regularly, on average, every 2.9 years over the past 35 years. Recently, it has occurred every 2 years.
To read the full article, click here
Related Semiconductor IP
- 100G TCP/IP Hardware Stack
- UCIe IP Core
- GDDR6 Controller
- PCIe Gen 6 IP Core
- Protocol-Neutral Custom Fabric
Related News
- Silterra and eMemory Offer CMOS Logic-Based OTP Memories
- Sarnoff's 65nm CMOS TakeCharge ESD Solution licensed to Fujitsu, Japan
- ST decides to import CMOS, change Crolles function
- Infineon Further Strengthens its Position as a Leading Player in the Indian Semiconductor Market; Licenses 130nm CMOS Process Technology to Hindustan Semiconductor Manufacturing Corporation
Latest News
- Intel Foundry and ASML Collaborate to Accelerate Industry Readiness for High NA EUV
- CAST Introduces 100 Gbps TCP/IP Hardware Stack IP Core for High-Performance ASIC and FPGA Designs
- ASML and TSMC Announce Initiative to Pioneer Industry Transition to Large-Format Photomasks for High NA EUV
- Arm brings the ecosystem together to build and define the next phase of physical AI
- Arm introduces new AI-native compute platform built for agentic AI and mobile graphics