No nanoelectronics technology can replace CMOS until 2030, says TI exec
Anne-Francoise Pele
EETimes Europe (10/02/2008 7:44 AM EDT)
SOPHIA ANTIPOLIS — Fifty years ago, Jack St. Clair Kilby, working for Texas Instruments Inc. (Dallas, Texas), invented the integrated circuit. At the SAME Forum, in the Science Technological Park of Sophia Antipolis, South of France, Dennis Buss, chief scientist at TI, gave a retrospective look and a prospective analysis of the semiconductor industry as Moore's law is expected to stagnate toward the end of the next decade.
Looking back on 38 years of history, and more precisely 38 years of semiconductor scaling, Buss highlighted that, at every generation, feature size shrinks by 70 percent, transistor density doubles, wafer cost increases by 20 percent, and chip cost comes down by 40 percent. Generations, he continued, occur regularly, on average, every 2.9 years over the past 35 years. Recently, it has occurred every 2 years.
EETimes Europe (10/02/2008 7:44 AM EDT)
SOPHIA ANTIPOLIS — Fifty years ago, Jack St. Clair Kilby, working for Texas Instruments Inc. (Dallas, Texas), invented the integrated circuit. At the SAME Forum, in the Science Technological Park of Sophia Antipolis, South of France, Dennis Buss, chief scientist at TI, gave a retrospective look and a prospective analysis of the semiconductor industry as Moore's law is expected to stagnate toward the end of the next decade.
Looking back on 38 years of history, and more precisely 38 years of semiconductor scaling, Buss highlighted that, at every generation, feature size shrinks by 70 percent, transistor density doubles, wafer cost increases by 20 percent, and chip cost comes down by 40 percent. Generations, he continued, occur regularly, on average, every 2.9 years over the past 35 years. Recently, it has occurred every 2 years.
To read the full article, click here
Related Semiconductor IP
- MIL-STD-1553 Controller IP
- UFS 5.x Device IP
- UCIe 3.x Controller IP
- Ethernet 800G PCS IP
- CHI to UCIe Bridge IP
Related News
- Cypress's SVTC Enables Cavendish Kinetics to Develop and Characterize Embedded Non-Volatile Memory Technology for Standard CMOS Processes
- Silicon & Software Systems (S3) Announces 90nm CMOS IP Licensing Agreement for Mobile TV Applications
- Silterra and eMemory Offer CMOS Logic-Based OTP Memories
- Sarnoff's 65nm CMOS TakeCharge ESD Solution licensed to Fujitsu, Japan
Latest News
- StarFive and LECARC Forge Partnership to Co-Develop RISC-V Server CPUs and Seize New Opportunities in the Agentic AI Era
- ASICLAND Selected as SK hynix’s Partner for Next-Gen eSSD Development, Establishing a ‘K-Semiconductor Win-Win’ Model
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- Jim Keller: ‘AI Still Obeys the Old Laws of Compute’