Multicore CPUs face slow road in comms
The culprit: complex, fragmented technology
Rick Merritt, EETimes
(03/20/2009 2:06 PM EDT)
SANTA CLARA, Calif. — The transition to multicore processors in communications and networking systems is expected to be a slow one due to complex and fragmented nature of the underlying technology, predicted a technology analyst.
Processors with four or more cores will probably represent little more than 10 percent of the communications systems market in 2012, according to Linley Gwennap, principal analyst with The Linley Group (Mountain View, Calif.). He was speaking at a panel at this week's Multicore Association Expo here.
By contrast the use of single-core processors is still on the rise in embedded systems, peaking at about half the market over the period. The PowerQuicc, a unique heterogeneous architecture from Freescale Semiconductor that represented another large swath of the market, is on the decline as the company transitions to a simpler dual-core architecture, he said.
Gwennap projected that such dual-core designs could command as much as 20 percent of the market by 2012.
Rick Merritt, EETimes
(03/20/2009 2:06 PM EDT)
SANTA CLARA, Calif. — The transition to multicore processors in communications and networking systems is expected to be a slow one due to complex and fragmented nature of the underlying technology, predicted a technology analyst.
Processors with four or more cores will probably represent little more than 10 percent of the communications systems market in 2012, according to Linley Gwennap, principal analyst with The Linley Group (Mountain View, Calif.). He was speaking at a panel at this week's Multicore Association Expo here.
By contrast the use of single-core processors is still on the rise in embedded systems, peaking at about half the market over the period. The PowerQuicc, a unique heterogeneous architecture from Freescale Semiconductor that represented another large swath of the market, is on the decline as the company transitions to a simpler dual-core architecture, he said.
Gwennap projected that such dual-core designs could command as much as 20 percent of the market by 2012.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- Distributed In-Chip Thermal Sensors Improve Multicore CPU Monitoring
- Join Andes at RISC-V Summit; Learn the Only ISO 26262 Fully-Compliant RISC-V CPU, the Latest Multicore 4-Way Out-Of-Order Processor & the Multicore 1024-bit Vector Processor
- Socionext Announces Collaboration with Arm and TSMC on 2nm Multi-Core Leading CPU Chiplet Development
- Adapteva Scalable IP to Transform Multicore Computing Landscape
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers