Mobile Building Blocks 2014: Mobile Cores
Michael J. Miller, ForwardThinking
Mar 24, 2014
Each year after CES and Mobile World Congress, I ponder the shows' announcements and what they mean for the future of mobile application processors. We've certainly seen some interesting developments, including a set of 64-bit chip announcements, some of which are aimed more at mid-range phones, but new 32-bit chips seemed to be the most popular topic of conversation at the high end.
Almost every company that makes chips is talking about better graphics – with huge gains in performance – and all are talking about multiple cores, with 4- and even 8-core chips now becoming routine. What we haven't seen yet are any major applications processors built using 20nm technology (except those from Intel, which controls design and manufacturing for its chips), nor really new high-end 64-bit chips from most of the players. As a result, the changes we're likely to see in the chips for the highest-end phones over the next few months may not be huge, even as the mid-range and low-end phones catch up.
I'll discuss the details of the major chips later this week, but I'd like to start by talking about the basic building blocks that go into the creation of application processors. Unlike in the PC world, in general, makers of such processors tend to use at least some intellectual property (IP), either architectural licenses or full cores, in creating their products. Recall that a typical applications processor today includes a CPU, graphics core, often a baseband modem, and a raft of other features; and many makers license the CPU architecture, graphics, or potentially both. A typical processor maker will combine these features, both those they create themselves and those they license, to design a specific chip for a target market. In this post, I'll talk about CPU architecture, then follow tomorrow with one on graphics design.
To read the full article, click here
Related Semiconductor IP
- 1.6T Ultra Ethernet Controller
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
Related News
- Intel unveils 'building blocks' for 10-GHz processors
- sci-worx to Use Tensilica Xtensa LX Processors As Building Blocks for Next Generation Video Cores
- Bluespec Adds System-Level Building Blocks to AzureIP Foundation Library
- Intel Reveals Details for Future High-Performance Computing System Building Blocks as Momentum Builds for Intel Xeon Phi Product
Latest News
- Imec unlocks fourfold UWB range extension using world-first narrowband receiver chip compliant with IEEE 802.15.4ab standard
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology