Maven Silicon is now an Approved Training Partner of Altera’s Solution Acceleration Partner (ASAP) Program
June 25, 2025 -- Maven Silicon is now an Approved Training Partner of Altera’s Solution Acceleration Partner (ASAP) Program.
Through this powerful collaboration, our learners will gain hands-on experience with Altera’s FPGAs, cutting-edge tools, and hardware platforms—equipping them to design advanced RISC-V Chips and RISC-V software applications using Altera FPGAs and Boards.
Now, Maven Silicon, as an Approved Partner of ASAP, upskills all our NCG trainees with RISC-V and Altera-FPGA expertise for their industry-ready careers in VLSI and embedded systems.
We’re equally proud to support RISC-V International and Altera by delivering high-quality training and enabling faster adoption of their technologies.
RISC-V + Altera + Maven Silicon = Empowering the Next Generation of Chip Designers!
Related Semiconductor IP
- AXI to UCIe FDI Interface IP
- 45SPCLO UCIe-Class 1-32Gbps Low Power Receiver IP (NRZ)
- 45SPCLO UCIe-Class 1-32Gbps Low Power Transmitter IP (NRZ)
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
Related News
- ARM Announces New Approved Training Centers In Asia Pacific
- ARM Approved Training Center Opens In Seoul
- ARM Continues Expansion Into China With The Addition Of Two Approved Training Centers
- Nanjing Prochip Becomes ARM Approved Training Center for SoC Designers in China
Latest News
- ASICLAND Selected as SK hynix’s Partner for Next-Gen eSSD Development, Establishing a ‘K-Semiconductor Win-Win’ Model
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- Jim Keller: ‘AI Still Obeys the Old Laws of Compute’
- OpenAI and Broadcom unveil LLM-optimized inference chip