Maven Silicon is now an Approved Training Partner of Altera’s Solution Acceleration Partner (ASAP) Program
June 25, 2025 -- Maven Silicon is now an Approved Training Partner of Altera’s Solution Acceleration Partner (ASAP) Program.
Through this powerful collaboration, our learners will gain hands-on experience with Altera’s FPGAs, cutting-edge tools, and hardware platforms—equipping them to design advanced RISC-V Chips and RISC-V software applications using Altera FPGAs and Boards.
Now, Maven Silicon, as an Approved Partner of ASAP, upskills all our NCG trainees with RISC-V and Altera-FPGA expertise for their industry-ready careers in VLSI and embedded systems.
We’re equally proud to support RISC-V International and Altera by delivering high-quality training and enabling faster adoption of their technologies.
RISC-V + Altera + Maven Silicon = Empowering the Next Generation of Chip Designers!
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- ARM Announces New Approved Training Centers In Asia Pacific
- ARM Approved Training Center Opens In Seoul
- ARM Continues Expansion Into China With The Addition Of Two Approved Training Centers
- Nanjing Prochip Becomes ARM Approved Training Center for SoC Designers in China
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers