Malaysia's 1st Silicon works with Singapore's FTD on IP core verification
Malaysia's 1st Silicon works with Singapore's FTD on IP core verification
By Semiconductor Business News
February 26, 2002 (6:37 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020226S0044
KUCHING, Malaysia -- Semiconductor foundry supplier 1st Silicon (Malaysia) Sdn. Bhd. here today announced a marketing and technical support agreement with Singapore-based FTD Technology Pte. Ltd., a provider of analog and mixed-signal intellectual property (IP) for chip designs. "Both companies will select the IP cores to be designed onto a 1st Silicon testchip," said P. Bala, chief executive officer of FTD Technology. "We will coordinate the development, performance characterization, design flow verifications and functional verifications of FTD's cores based on 1st Silicon's testchip layout and test plans, their Spice models, library, and 1st Silicon's design rules." He said the collaboration will enable both companies to increase offerings for mutual customers. Four-year-old 1st Silicon's 200-mm wafer fab will have a capacity in excess of 30,000 eight-inch wafers per month when fully ramped. The company started volume production with 0.25 -micron digital and mixed-signal CMOS technology one year ago, and it has introduced 0.18-micron processes.
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- Truechip Partners with Advinno to Market Verification IP Products in Singapore, Malaysia, Vietnam, Thailand, Philippines, Indonesia, Brunei & Cambodia
- BrisbaneSilicon publishes Beta Release of its Lumorphix Processor IP Core
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Codasip looks to Silicon Creations’ PLL to drive RISC-V Automotive Safety-Critical Core
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers