Konica Minolta Accelerates Hardware Debugging with EVE's ZEMI-3 Transaction-Level Modeling Methodology
Reports One Week to Set Up Transactors, 200X Acceleration
SAN JOSE, CALIF. –– June 30, 2011 –– Konica Minolta Technology Center, Inc., of Tokyo, Japan today announced that it accelerated its hardware debugging process through the use of EVE’s ZeBu hardware-assisted verification platform and ZEMI-3 transaction-level modeling methodology.
Over the past year, Konica Minolta has deployed ZeBu to accelerate the simulation of its high-speed, high-performance large-scale integrated circuits (LSIs) used in image processing. Konica Minolta designers adopted EVE’s ZEMI-3 transaction-level modeling methodology for transaction-level verification, drastically reducing the time it spent to create custom transactors.
“It took our designers one week to set up ZeBu and ZEMI-3 and run our test suite with results exceeding 200 times acceleration over RTL simulation,” remarks Takashi Kawabe, Assistant Manager of Architecture R&D Division, System Solution Technology R&D Laboratories at Konica Minolta Technology Center, Inc.
In that case, the test suite reported by Konica-Minolta consisted of 160,000 test sets that executed at an average of 8.5 seconds each in the emulator. In the hardware description language (HDL) simulator, each test simulated in 1,700 seconds. The speed up factor of more than 200 times exceeded Konica-Minolta expectations.
Konica-Minolta also remarked about the excellent support from EVE’s team in Japan.
About EVE
EVE is the worldwide leader in hardware/software co-verification solutions, offering fast transaction-based co-emulation and in-circuit emulation, with installations at five of the top six semiconductor companies. EVE products shorten the overall verification cycle of complex integrated circuits and electronic systems designs. Its products can be integrated with transaction-level ESL tools and software debuggers, target hardware systems, as well as Verilog, SystemVerilog and VHDL simulators. EVE is a member of ARM, Mentor Graphics, Real Intent, Springsoft and Synopsys Partner programs.
Related Semiconductor IP
- AXI to UCIe FDI Interface IP
- 45SPCLO UCIe-Class 1-32Gbps Low Power Receiver IP (NRZ)
- 45SPCLO UCIe-Class 1-32Gbps Low Power Transmitter IP (NRZ)
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
Related News
- EVE Significantly Enhances Hardware Debugging Capabilities of Its Leading Emulation Platform
- Konica Minolta Adopts EVE's ZeBu Emulation Platform to Dramatically Accelerate Validation of Image Processing LSI Designs
- EVE Enhances Emulation Platform With Superior Debugging Capabilities
- EVE's ZeBu Hardware-Assisted Verification Platform Used by Konica Minolta to Implement SystemVerilog Assertions
Latest News
- ASICLAND Selected as SK hynix’s Partner for Next-Gen eSSD Development, Establishing a ‘K-Semiconductor Win-Win’ Model
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- Jim Keller: ‘AI Still Obeys the Old Laws of Compute’
- OpenAI and Broadcom unveil LLM-optimized inference chip