Kneron's Next-Gen AI SoC Processes Video and Audio at the Edge
By Sally Ward-Foxton, EETimes (August 28, 2020)
Kneron, the San Diego- and Taiwan-based AI silicon and IP startup, has launched an AI SoC which features an updated version of the company’s neural processing unit (NPU) IP. The KL720 also features a Cadence DSP AI co-processor and an Arm Cortex M4 core for system control. While Kneron’s next-gen AI SoC is aimed at low-power edge and smart home devices such as video doorbells and robot vacuum cleaners, the KL720 “can be used in everything from a Tesla to a toaster,” according the company.
Kneron claims this second-generation chip outperforms chips from both Intel’s Movidius line and Google’s Coral Edge TPU in terms of energy efficiency. The KL720’s NPU block can perform 1.4 TOPS while the whole SoC, including the additional DSP and Cortex M4 cores, comes in at 0.9 TOPS/W. This is sufficient for processing 4K resolution images and videos up to Full HD 1080p resolution. This compares favorably to Kneron’s previous generation chip, KL520 which was released in May 2019, which could achieve 0.3 TOPS at 0.6 TOPS/W.
To read the full article, click here
Related Semiconductor IP
- NPU
- NPU IP Core for Edge
- NPU IP Core for Mobile
- NPU IP Core for Data Center
- NPU IP Core for Automotive
Related News
- Breker Verification Systems and Moores Lab AI Partner to Create First AI-Driven SoC Verification Solution
- Qualitas Semiconductor Licenses 2nm Process-Based MIPI C/D-PHY IP to U.S. Edge AI SoC Company
- SEMIFIVE and ICY Tech Achieve Successful Tape-out of 8nm eMRAM-Based Edge AI SoC, Targeting First Commercialization in Asia
- Kneron Announces Low Power AI Processors NPU IP Series with the Lowest Power Consumption: Less Than 5mW
Latest News
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology
- MIPI A-PHY To Power Industry’s First Four-Company Automotive SerDes Interoperability Demonstration at AutoSens USA