iSTART-TEK Obtained U.S. Patent, “Configurable Testing and Repair System for Non-Volatile Memory”
July 14, 2025 -- iSTART-TEK is proud to announce that we have been granted a U.S. invention patent for our “Configurable Testing and Repair System for Non-Volatile Memory”, reinforcing our leadership in advanced memory test and repair technologies.
This patented system enables a configurable flow that includes:
- A memory testing device to determine whether a memory requires repair and to generate diagnostic defect data (fault address and fault value)
- A memory repair device that executes repair based on diagnostic results
- A control unit that orchestrates both testing and repair operations seamlessly
This innovation empowers iSTART-TEK to deliver more reliable, efficient, and flexible memory test solutions for our global partners.
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- GSOC Solutions and Andes Technology Announce Strategic Partnership to Expand RISC-V CPU Options for Configurable SoC and Chiplet Platforms
- SK hynix and NVIDIA Announce Multi-year Technology Partnership to Advance Memory for AI Factories
- RAAAM Selects Avnet ASIC as its VCA Partner for TSMC’s 2nm GCRAM Development and Qualification
- New 3D Flash Memory Technology from Kioxia and Sandisk Achieves Industry’s Highest Bit Density for QLC NAND
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers