IP encryption brings trust, panelists say
Richard Goering, EE Times
(07/25/2006 1:33 PM EDT)
SAN FRANCISCO — An intellectual property (IP) encryption proposal offered by Synplicity Inc. will help restore "trust" between providers and consumers, according to panelists at the Design Automation Conference here Tuesday morning. But there are tradeoffs with respect to visibility into the IP, panelists acknowledged.
Synplicity announced an open IP encryption standard June 19 and offered it to the industry. The methodology uses openly available, government-approved encryption methods combined with an encryption embedding mechanism proposed by Cadence Design Systems Inc. and included with the current Verilog 2005 release.
The approach "allows us to quickly build trust" with new customers, said Mark Brass, director of IP licensing at ARM. "There is a clear value in allowing the use of IP through an encrypted flow," he said.
(07/25/2006 1:33 PM EDT)
SAN FRANCISCO — An intellectual property (IP) encryption proposal offered by Synplicity Inc. will help restore "trust" between providers and consumers, according to panelists at the Design Automation Conference here Tuesday morning. But there are tradeoffs with respect to visibility into the IP, panelists acknowledged.
Synplicity announced an open IP encryption standard June 19 and offered it to the industry. The methodology uses openly available, government-approved encryption methods combined with an encryption embedding mechanism proposed by Cadence Design Systems Inc. and included with the current Verilog 2005 release.
The approach "allows us to quickly build trust" with new customers, said Mark Brass, director of IP licensing at ARM. "There is a clear value in allowing the use of IP through an encrypted flow," he said.
To read the full article, click here
Related Semiconductor IP
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
- UCIe-S (Gen2) Compatible PHY for Standard Package (x16) in TSMC N3P, North/South Orientation
- DSP-Based 112G SerDes
- XTAL oscillator in TSMC-7nm
Related News
- Platform ASICs a natural fit at 90 nm, say DAC panelists
- Software limits multi-core ICs, panelists say
- ESL needs more work, panelists say
- Wasiela Brings Encryption, FEC and Connectivity IP to DesignShare
Latest News
- BrainChip Partners with Celus to Bring Its Neuromorphic Edge AI Processor to the CELUS Design Platform
- Ambiq and ChipAgents Collaborate to Advance Agentic AI for Semiconductor Engineering
- Menta Contributes to the Successful Completion of the European Processor Initiative and Confirms its Role in Shaping Future Computing Architectures
- CEA-Leti Looks Beyond SRAM and DRAM as AI Reshapes the Memory Roadmap
- Arteris Deployed by Speedata for Data Center Compute