Intel Follows Qualcomm Down Neural Network Path
Peter Clarke, Electronics360
June 23, 2014
One of the reasons Intel Corp. is interested in putting FPGA die next to its Xeon processors (see Intel to Package FPGA with Xeon Processor) is so that it can deploy neural networks along side its x86 processors. Of course, in the longer term Intel could try to go for monolithic implementation of CPU cores and FPGA fabric if it can obtain the appropriate IP.
Neural networks often implemented as software on conventional processors, including x86 architecture processors, were a hot topic 25 years ago as the first software simulations of weighted summing networks started to show the interesting ability of being able to learn how to process data. However, in those days networks of a few 10s or 100s of neurons represented a practical limit, and fell a long way short of the biological systems on which they were based.
To read the full article, click here
Related Semiconductor IP
- 100-10Gbps Ethernet MAC Controller
- SD Card Controller
- AXI4 Memory Controller IP Core
- AXI-Lite I2C Controller Core
- LVDS Transceiver IP core
Related News
- CEVA's 2nd Generation Neural Network Software Framework Extends Support for Artificial Intelligence Including Google's TensorFlow
- Khronos Launches Dual Neural Network Standard Initiatives
- Neurala Announces $14 Million Series A to Bring Deep Learning Neural Network AI Software to Drones, Self-Driving Cars, Toys and Cameras
- BrainChip Advances its Position as a Leading Artificial Intelligence Provider with an Exclusive License for Next-Generation Neural Network Technology
Latest News
- BrainChip Launches AKD1500 Raspberry Pi 5 Kit: Giving Developers a Direct Path from Prototype to Production
- Cadence Joins the Genesis Mission Consortium to Advance AI-Driven Scientific Discovery and Microelectronics Innovation
- Onsemi picks up Codasip’s low-end RISC-V business for $14.5 million
- Semidynamics and Nokia Explore Collaboration to Strengthen Europe’s Sovereign AI Capabilities
- VeriSilicon Introduces GLTiny™ 3D GPU Programming Model for Ultra-Low-Power, Memory-Efficient Wearable Devices