Innatera shows RISC-V neuromorphic edge AI microcontroller
By Nick Flaherty (eeNews Europe)
January 15, 2024
Dutch chip startup Innatera has shown its neuromorphic microcontroller for edge AI sensor applications based on the RISC-V open instruction set architecture.
The Spiking Neural Processor T1 is aimed at low power edge AI sensor applications running both neuromorphic and traditional deep neural network AI models.
nnatera says the chip can deliver energy savings of up to 500x with 100x shorter latency across a range of applications compared to a traditional CPU, DSP or conventional AI accelerator. It has shown demonstrations of radar and audio applications.
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- RISC-V IOPMP IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Multi-core capable RISC-V processor with vector extensions
Related News
- Innatera unveils Pulsar: The world’s first mass-market neuromorphic microcontroller for the sensor edge
- Innatera and Akeana collaborate to advance energy-efficient RISC-V compute for edge AI
- Innatera unveils its groundbreaking ultra-low power neuromorphic microcontroller
- Innatera Productizes SNN Accelerator As "Neuromorphic Microcontroller"
Latest News
- Arteris Deployed by Speedata for Data Center Compute
- Siemens to acquire Defacto Technologies to complement its EDA portfolio with automated SoC design creation
- Mach42 Completes £7M Funding Round, Led by IP Group With Investment From BGF and Foresight Group
- ELECTRA IC Unveils Comprehensive IP Core Suite for Next-Generation Post-Quantum Cryptography
- CAST Enhances Serial Memory Controller IP with Encryption, Low-Power, and ASIL-Ready Options