How the CHIPS Act Will Impact Engineers
By C.D. McGrady, EETimes (October 21, 2022)
EE Times asked two design engineers to weigh in on the implications of the Act for engineers in the U.S., in the short and long term. Will it simply help return the design engineering process to status quo pre-2020? Or are there greater changes afoot that will drive a significant shakeup of the semiconductor design and manufacturing process? The answer lies somewhere in between.
To read the full article, click here
Related Semiconductor IP
- AXI to UCIe FDI Interface IP
- 45SPCLO UCIe-Class 1-32Gbps Low Power Receiver IP (NRZ)
- 45SPCLO UCIe-Class 1-32Gbps Low Power Transmitter IP (NRZ)
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
Related News
- Architect of CHIPS Act Speaks on Its Impact
- Strict Restrictions Imposed by US CHIPS Act Will Lower Willingness of Multinational Suppliers to Invest; Chinese Semiconductor Development Will Be Limited for Next Decade, Says TrendForce
- Safe and Secure Technologies, the new BSC and UPC spin-off that will design chips for critical sectors where “failure is not an option”
- IoT will fire up the Next Generation of Engineers say ARM and UCL
Latest News
- ASICLAND Selected as SK hynix’s Partner for Next-Gen eSSD Development, Establishing a ‘K-Semiconductor Win-Win’ Model
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- Jim Keller: ‘AI Still Obeys the Old Laws of Compute’
- OpenAI and Broadcom unveil LLM-optimized inference chip