HDL Design House to Exhibit at DAC as ARM Approved Design Partner
Belgrade, Serbia – June 13th, 2017 - Meet us at the ARM booth, number 729, at DAC on June 19th from 2-6 pm, as one of the ARM Approved Design Partners.
Our Managing Director, Bogdan Bizic, will participate in the panel discussion entitled “Identifying the major challenges facing SoC designs before 2020”
Come and listen to ARM Approved design partners debate what they consider will be their major challenges in SoC design over the next three years. The design partners will draw upon their own experiences of dealing with increasingly complex technology, customer’s growing expectations and the challenges of new sectors such as IOT to identify the main issues. The partners will also be asked to share what steps they think should be taken to address the problems they have highlighted.
The panel discussion will take place at the ChipEstimate booth at DAC on Monday, June 19th at 3 pm, and will be chaired by Chris Shore, ARM Technical Director.
HDL Design House joined the ARM Approved Design Partner program in December, 2016, and is recognized by ARM as accredited partner in specific technologies and activities.
Please contact Milena Jovanovic, HDL DH Marketing Manager, m-jovanovic@hdl-dh.com to get more information or to schedule a meeting with us at DAC.
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- HDL Design House Selected as ARM Approved Design Partner
- Orthogone Becomes Texas Instruments Design Partner
- Credo Joins Arm Total Design to Accelerate the Development of Custom Silicon for AI Data Centers
- Insyde® Software Joins Arm Total Design Ecosystem to Drive Server Infrastructure for the AI Era
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers