Graphcore's 'Colossus' chip due before end of year
July 06, 2017 // By Peter Clarke, eeNews
Simon Knowles, CTO of startup Graphcore Ltd. (Bristol, England) has discussed his company's approach to machine intelligence including providing some details of the first chip codenamed Colossus.
Graphcore's intelligent processor unit (IPU) will be shipping to early-access customers before the end of 2017 and more general availability will start early in 2018, Knowles stated.
Knowles provided the information in a talk to the Research and Applied AI Summit (RAAIS). RAAIS is a community for entrepreneurs and researchers who accelerate the science and applications of AI technology.
Simon Knowles, CTO of startup Graphcore Ltd. (Bristol, England) has discussed his company's approach to machine intelligence including providing some details of the first chip codenamed Colossus. Graphcore's intelligent processor unit (IPU) will be shipping to early-access customers before the end of 2017 and more general availability will start early in 2018, Knowles stated. Knowles provided the information in a talk to the Research and Applied AI Summit (RAAIS). RAAIS is a community for entrepreneurs and researchers who accelerate the science and applications of AI technology.
To read the full article, click here
Related Semiconductor IP
- SWI3S Verification IP
- Secure Boot Loader
- Memory Subsystem
- 4/8-bit mixed-precision NPU IP
- Compiler-centric single-core LPU
Related News
- Graphcore Uses Synopsys Design Platform to Implement Colossus Chip to Accelerate AI Computing
- Graphcore leveraged Mentor's Questa technologies to verify massive Colossus GC2 AI processor
- Synopsys VCS Used by Graphcore to Verify Next-Generation Colossus GC200 IPU
- Graphcore Secures $30m to Accelerate Artificial Intelligence
Latest News
- Openchip unveils BER10: Europe’s new sovereign chip is here
- SEMIFIVE Accelerates Growth with 97% YoY Revenue Surge in H1 2026, Powered by ASIC Turnkey, Mass Production, and IP
- Andes Technology has shut down Condor Computing
- TIER IV joins JST’s Next-Generation Edge AI Semiconductor R&D Program to open-source AI chip designs for autonomous driving
- BrainChip Partners With Orama.AOI For AI-Fueled Defect Detection