Globetech Solutions Announces STIL Verifier, Shortest Path between Verification and Test
THESSALONIKI, Greece, Oct 16, 2006--Globetech Solutions, premier provider of standards-based verification and test IP products and EDA solutions, today announced the availability of STIL Verifier™, a product aimed at automating the transition between verification and test.
Based on the IEEE 1450 Standard Test Interface Language (STIL) standard, STIL Verifier can produce or validate complete test programs, allowing engineers to automate tedious and error prone transitions to and from Automated Test Equipment (ATE) environments. STIL Verifier comprises two flows: STIL Simulate™ parses, validates and imports STIL programs into simulation-based verification environments. STIL Capture™ records and exports complete verification scenarios, trivializing functional test program generation and speeding up silicon debug flows.
STIL Verifier interfaces to popular IEEE standard verification languages such as ‘e’ and SystemVerilog, allowing for early incorporation of STIL in the design process and co-verification of STIL with RTL, design netlists and embedded test structures.
“Testability is a key DFM challenge facing the entire semiconductor ecosystem”, said Stylianos Diamantidis, Managing Director and CTO of Globetech Solutions. “STIL Verifier makes working with STIL faster and easier, facilitating collaboration between test and verification experts and contributing directly to reduced time-to-volume.”
Availability
STIL Verifier is currently available for ‘e’ environments. SystemVerilog support will be available later in Q4 2006. Visit http://www.globetechsolutions.com/products/stil for a FREE 30-day evaluation.
About Globetech Solutions
Globetech Solutions is a premier provider of standards-based verification and test intellectual property products and electronic design automation solutions. Globetech addresses key challenges in electronic system level design from specification to volume production and field support. Customers, including some of the world’s largest IDMs, design IP suppliers and systems manufacturers, use Globetech’s products and services to increase quality, control predictability, and improve productivity. For further information, please visit www.globetechsolutions.com.
Based on the IEEE 1450 Standard Test Interface Language (STIL) standard, STIL Verifier can produce or validate complete test programs, allowing engineers to automate tedious and error prone transitions to and from Automated Test Equipment (ATE) environments. STIL Verifier comprises two flows: STIL Simulate™ parses, validates and imports STIL programs into simulation-based verification environments. STIL Capture™ records and exports complete verification scenarios, trivializing functional test program generation and speeding up silicon debug flows.
STIL Verifier interfaces to popular IEEE standard verification languages such as ‘e’ and SystemVerilog, allowing for early incorporation of STIL in the design process and co-verification of STIL with RTL, design netlists and embedded test structures.
“Testability is a key DFM challenge facing the entire semiconductor ecosystem”, said Stylianos Diamantidis, Managing Director and CTO of Globetech Solutions. “STIL Verifier makes working with STIL faster and easier, facilitating collaboration between test and verification experts and contributing directly to reduced time-to-volume.”
Availability
STIL Verifier is currently available for ‘e’ environments. SystemVerilog support will be available later in Q4 2006. Visit http://www.globetechsolutions.com/products/stil for a FREE 30-day evaluation.
About Globetech Solutions
Globetech Solutions is a premier provider of standards-based verification and test intellectual property products and electronic design automation solutions. Globetech addresses key challenges in electronic system level design from specification to volume production and field support. Customers, including some of the world’s largest IDMs, design IP suppliers and systems manufacturers, use Globetech’s products and services to increase quality, control predictability, and improve productivity. For further information, please visit www.globetechsolutions.com.
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- Cadence Perspec System Verifier Supports New Accellera Portable Test and Stimulus Specification 1.0
- Imperas releases new updates, test suites, and functional coverage library to support the rapid growth in RISC-V Verification
- Breker Donates Advanced Test Suite Components to RISC-V International for Use in Future Compliance Activities
- Sofics Tapes Out Test Chip on TSMC 4nm Process with Novel ESD IP and Low-Power 1.8V and 3.3V GPIO Solutions
Latest News
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI
- GlobalFoundries marks Dresden expansion milestone, announces next-generation platform for Physical AI
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools