Global Unichip Appoints Michael Chang as R&D VP to Lead Advanced Multimedia Platform Development
Hsinchu, Taiwan-March 3, 2006-Global Unichip Corp. (GUC), a leading SoC design foundry and TSMC partner, today announced the appointment of Michael Chang as the Vice President of Research and Development, responsible for advanced multimedia platform development. Michael Chang has 23 years of work experience dedicatedto ASIC design and system engineering.
"We are very happy to have Michael join GUC's management team," said Jim Lai, President and COO of GUC. "With his broad experience in SoC design and engineering management, I believe that Michael will not only enhance our IP and platform solutions, but will also further develop our engineering team."
Michael Chang specialized in developing ASIC design flow, architecture, and image processing in H.264, MPEG, JPEG, and DV products. Prior to GUC, Michael was the Senior Director of ASIC Design at ESS Technology, and he managed VLSI Design and System Engineering at Divio as the Vice President. Before that, Michael worked at MPK Technology, Toshiba, and other prestigious semiconductor companies.
Michael holds a BS in Telecommunications from National Chiao-Tung University in Taiwan, and a MSEE from Arizona State University, United States.
"We are very happy to have Michael join GUC's management team," said Jim Lai, President and COO of GUC. "With his broad experience in SoC design and engineering management, I believe that Michael will not only enhance our IP and platform solutions, but will also further develop our engineering team."
Michael Chang specialized in developing ASIC design flow, architecture, and image processing in H.264, MPEG, JPEG, and DV products. Prior to GUC, Michael was the Senior Director of ASIC Design at ESS Technology, and he managed VLSI Design and System Engineering at Divio as the Vice President. Before that, Michael worked at MPK Technology, Toshiba, and other prestigious semiconductor companies.
Michael holds a BS in Telecommunications from National Chiao-Tung University in Taiwan, and a MSEE from Arizona State University, United States.
Related Semiconductor IP
- DSP-Based 112G SerDes
- XTAL oscillator in TSMC-7nm
- GPU
- V-by-One Verification IP
- AI model compression IP
Related News
- Synopsys Launches Electronics Digital Twin Platform to Accelerate Physical AI System Development
- Xilinx Appoints Executive VP & General Manager to Lead Advanced Platforms Group
- CREDO Announces Close of $100 Million Series D Preferred Financing as it Continues to Lead in High Performance Networking Connectivity Solutions
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
Latest News
- Mach42 Completes £7M Funding Round, Led by IP Group With Investment From BGF and Foresight Group
- ELECTRA IC Unveils Comprehensive IP Core Suite for Next-Generation Post-Quantum Cryptography
- CAST Enhances Serial Memory Controller IP with Encryption, Low-Power, and ASIL-Ready Options
- Siemens to acquire Precision Innovations to expand AI-powered system-on-a-chip design exploration and optimization
- RISC-V Europe Summit 2026: Beyond Embedded Electronics