Global Unichip Appoints Michael Chang as R&D VP to Lead Advanced Multimedia Platform Development
Hsinchu, Taiwan-March 3, 2006-Global Unichip Corp. (GUC), a leading SoC design foundry and TSMC partner, today announced the appointment of Michael Chang as the Vice President of Research and Development, responsible for advanced multimedia platform development. Michael Chang has 23 years of work experience dedicatedto ASIC design and system engineering.
"We are very happy to have Michael join GUC's management team," said Jim Lai, President and COO of GUC. "With his broad experience in SoC design and engineering management, I believe that Michael will not only enhance our IP and platform solutions, but will also further develop our engineering team."
Michael Chang specialized in developing ASIC design flow, architecture, and image processing in H.264, MPEG, JPEG, and DV products. Prior to GUC, Michael was the Senior Director of ASIC Design at ESS Technology, and he managed VLSI Design and System Engineering at Divio as the Vice President. Before that, Michael worked at MPK Technology, Toshiba, and other prestigious semiconductor companies.
Michael holds a BS in Telecommunications from National Chiao-Tung University in Taiwan, and a MSEE from Arizona State University, United States.
"We are very happy to have Michael join GUC's management team," said Jim Lai, President and COO of GUC. "With his broad experience in SoC design and engineering management, I believe that Michael will not only enhance our IP and platform solutions, but will also further develop our engineering team."
Michael Chang specialized in developing ASIC design flow, architecture, and image processing in H.264, MPEG, JPEG, and DV products. Prior to GUC, Michael was the Senior Director of ASIC Design at ESS Technology, and he managed VLSI Design and System Engineering at Divio as the Vice President. Before that, Michael worked at MPK Technology, Toshiba, and other prestigious semiconductor companies.
Michael holds a BS in Telecommunications from National Chiao-Tung University in Taiwan, and a MSEE from Arizona State University, United States.
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- Former Graphcore VP Tom Wilson joins QuantWare as VP of Business Development
- BrainChip Expands Global Reach, Announces Akida Boards and AI Development Kits Available at DigiKey
- Synopsys Launches Electronics Digital Twin Platform to Accelerate Physical AI System Development
- Xilinx Appoints Executive VP & General Manager to Lead Advanced Platforms Group
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers