GE Power Management licenses SoC-e wire-speed Cryptography IP for GOOSE&Sampled Values Security
October 31, 2018 -- The need for security applied to real-time control messages in Power Automation and Control Systems (PACS) is increasing due to potential attackers may have access to the communication networks.
Securing GOOSE and Sampled Values (SV) frames attending IEC 62351-6 standard is a technical challenge. These messages are defined as hard real-time traffic; therefore a very low latency is required for the processing of the frames. Additionally, a high data throughput may be required by an aggregate stream of SVs.
SoC-e wire-speed crypto-IP allows a deterministic low-latency ciphering and deciphering operation of these frames supporting up-to 16 Gbps of data throughput. This IP, named SAScrypt, is implements between the equipment CPU and the Ethernet switch, even inside the SoCs devices and it performs all the the frame processing independently to the software.
System-on-Chip engineering S.L. (SoC-e) is a worldwide leading supplier of time-aware Ethernet networking solutions. SoC-e is pioneer in developing a portfolio of IP cores and rugged platforms that implement these technologies for critical systems.
Related Semiconductor IP
- Cryptographic engine using the DES, Triple-DES or AES
- Asymmetric cryptographic accelerator
- Symmetric Cryptographic Intel® FPGA IP
- Cryptographic Cores IP
- Programmable Root of Trust with Quantum Safe Cryptography acceleration, DPA-resistant & FIA-protected cryptographic accelerators and Caliptra RoTM
Related News
- Perceptia Devices and Dolphin Semiconductor Partner to Deliver Best-in-Class IP Portfolio Covering Power Management, Clocking, High-Quality Audio and In-Situ Monitoring
- IC Manage GDP-AI Transforms IP Lifecycle Management with Generative and Agentic AI
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Dolphin Design teams up with Raspberry Pi for advanced chip power management
Latest News
- Vayavya Labs and Tenstorrent Partner to Accelerate RISC-V Hardware and Software Development Through Virtual Platform Modeling
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B
- Aion Silicon Named Design Solution Associate in New Rapidus CORE Ecosystem for 2nm Semiconductors
- Arteris Wins Funding to Expand Hardware Design Supply Chain Security Assurance for the Trusted and Assured Microelectronics Program
- UMC Reports Sales for September 2026