Fab Joint Venture Seen for 200 mm
U.S. pitched for making analog, power, discrete products
By Rick Merritt, EETimes
May 31, 2019
SAN JOSE, Calif. — The next big fab may be a joint venture for making analog and discrete products on 200-mm wafers, far from the bleeding edge in semiconductors. That’s the view of Stephen Rothrock, who spent 20 years putting together fab deals and is bullish that the U.S. could get the next one.
Overall, 200-mm fabs and tools are in demand, while newer 300-mm facilities and tools are in oversupply, said Rothrock, chief executive of ATREG. He thinks that upper New York State is well-positioned to expand its emerging semiconductor sector.
“We haven’t seen a new 200-mm fab in the U.S. yet, but I think it’s a good possibility in the next 18 to 24 months — it could be for analog, discrete, and power products, and my guess is it will go into New York,” he said, citing investments already made there by GlobalFoundries and a Danish assembly and test company.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- Intel to Repurchase 49% Equity Interest in Ireland Fab Joint Venture
- STMicroelectronics and NXP unveil management team for joint venture
- IBM and Infineon divest joint venture Altis Semiconductor
- SMIC and Hubei Science & Technology Investment Group Sign Joint Venture Agreement in Wuhan
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers