European Commission forms processor, semiconductor alliance
By Peter Clarke, eeNews Analog (July 20, 2021)
The European Commission has announced an industrial alliance for processors and semiconductor technologies. It also announced an alliance on for industrial data, edge and cloud.
The semiconductor alliance is for private and public organizations with representation in the European Union including businesses, governments, academia, users and research and technology organizations. Membership is subject to approval by the European Commission. The alliance will "advance the next generation of microchips," the European Commission said in a statement.
The Commission said the alliance is intended to address needs and dependencies and define technological roadmaps to ensure Europe can design and manufacture the most advanced chips in the world, while increasing its shares of global production of semiconductors to 20 percent of global output by 2030. Meanwhile the volume of chip production capacity is expected to more than double over the next eight years to create an annual market of $1 trillion.
To read the full article, click here
Related Semiconductor IP
- Hybrid Memory Cube Verification IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
Related News
- Rambus Receives European Commission Statement of Objectives
- Rambus Reaches Tentative Settlement with European Commission
- European Commission Accepts Rambus Commitments in Final Settlement
- InterDigital Responds to Reports of Huawei European Commission Complaint
Latest News
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B
- Aion Silicon Named Design Solution Associate in New Rapidus CORE Ecosystem for 2nm Semiconductors
- Arteris Wins Funding to Expand Hardware Design Supply Chain Security Assurance for the Trusted and Assured Microelectronics Program
- UMC Reports Sales for September 2026
- LUBIS EDA Launches FormalOS: Infrastructure for Systematic, Scalable Formal Verification