ESL: Where are we and where are we going
Gabe Moretti, EE Times
(02/09/2009 12:00 AM EST)
Electronic System Level (ESL) design is a 21st century phenomenon. Although other disciplines that have used computer-aided-design methods have done system-level design for years, electronic designers have begun to employ this method only recently. From the very beginning of the industrial semiconductor era, now over fifty years old, engineers have paid more attention to structures in silicon than to system architecture. Methods have grown bottom-up, from mylar strips to gates, to registers, to functional blocks. EDA tools have naturally followed the same evolution.
The phenomenal progress of semiconductor fabrication processes that in general allowed engineers to double the number of transistors on the same silicon area every other year or so, known popularly as Moore's Law, made it possible to increase the complexity of designs that could be implemented on the same die. The size of designs first outgrew what a single human brain could comprehend when considering only logic gates, and finally what could be described using register transfer level (RTL) methods. What is not often remembered is that it took approximately 25 years for engineers to begin using hardware description languages to design ICs, and approximately another 25 years before the first use of system-level languages.
(02/09/2009 12:00 AM EST)
Electronic System Level (ESL) design is a 21st century phenomenon. Although other disciplines that have used computer-aided-design methods have done system-level design for years, electronic designers have begun to employ this method only recently. From the very beginning of the industrial semiconductor era, now over fifty years old, engineers have paid more attention to structures in silicon than to system architecture. Methods have grown bottom-up, from mylar strips to gates, to registers, to functional blocks. EDA tools have naturally followed the same evolution.
The phenomenal progress of semiconductor fabrication processes that in general allowed engineers to double the number of transistors on the same silicon area every other year or so, known popularly as Moore's Law, made it possible to increase the complexity of designs that could be implemented on the same die. The size of designs first outgrew what a single human brain could comprehend when considering only logic gates, and finally what could be described using register transfer level (RTL) methods. What is not often remembered is that it took approximately 25 years for engineers to begin using hardware description languages to design ICs, and approximately another 25 years before the first use of system-level languages.
To read the full article, click here
Related Semiconductor IP
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
Related News
- ESD Alliance Reports Electronic System Design Industry Posts $5.1 Billion in Revenue in Q1 2025
- ESD Alliance Reports Electronic System Design Industry Posts $5.1 Billion in Revenue in Q2 2025
- ESD Alliance Reports Electronic System Design Industry Posts $5.6 Billion in Revenue in Q3 2025
- ESD Alliance Reports Electronic System Design Industry Posts $5.5 Billion in Revenue in Q4 2025
Latest News
- SEMI Reports Worldwide Silicon Wafer Shipments Increase 13% Year-on-Year in Q1 2026
- POLYN Technology Announces Tapeout of Automotive Chip
- QuickLogic Establishes New Banking Relationship and Secures $10 Million Revolving Credit Facility
- TES is extending its PMU IP portfolio for X-FAB’s XT018 - 0.18µm BCD-on-SOI technology.
- RF Front-End Modules & Components IP Trends – Q1 2026 Monitoring Release