Dolphin Design announces the successful launch of its first silicon tape out in 12nm FinFet
Grenoble, France, February 8 , 2024 -- Dolphin Design, a leading supplier of high-performance analog, mixed-signal, processing intellectual property (IP) as well as ASIC design, has reached a significant milestone with the successful tape-out of its first 12 nm FinFet test-chip containing its state-of-the-art audio IPs.
Creating a dedicated test-chip is a crucial step in asserting the company positioning as a leader in power management and audio IPs to continually improve performance and quality. Dolphin Design continues to increase its level of expertise in advanced processes used by its customers, as this was done for 22 nm node technologies. Characterizing and mastering a process indeed enables to guarantee the best performance when designing a new IP or doing a migration.
The insights gained from test chip development play a pivotal role in matching the company’s aggressive performance roadmap. It can ensure that the company IPs continue to evolve and meet the ever-increasing demands in performance and low power.
This new test chip in 12 nm FinFet is embedding:
- Four top-of-the-line low-power audio ADC, designed to drastically reduce the power consumption as expected in TWS and voice-controlled devices.
- Dolphin Design world's best and unique headphone class-D DAC tailored to offer ultra-low power capabilities, low latency, and high THD+N, and is specifically targeting TWS where power efficiency is critical.
- An ultra-compact digital PWM DAC that populates numerous devices in needs for a budget-friendly audio DAC to drive speaker amplifiers.
Dolphin Design is relentlessly pursuing innovation and is now at the forefront of industry-leading technologies.
“With its new set of IPs, Dolphin Design is positioned as the preferred choice for low-consumption, high-performance audio IPs. This achievement underlines our commitment to delivering groundbreaking solutions to our customers and reinforces our dedication to continuous innovation in semiconductor IPs.” said Hakim Jaafar, VP of Marketing at Dolphin Design.
About Dolphin Design
Dolphin Design, a Soitec subsidiary, is a leading provider of semiconductor IP solutions, specializing in ASIC and IP design targeting markets such as Defense, Automotive, industrial, Personal electronics, and IoT. Dolphin Design cutting-edge technology IPs in AI computing, Power management, High-quality Audio, Power metering, and design safety/robustness, allow their thousand customers/partners to accelerate design cycles, foster faster time-to-market and build products/solutions that address the challenges of any industry and support a more sustainable world.
With a customer-centric approach, Dolphin Design provides exceptional support for successful project outcomes.
For more information, please visit our website: https://www.dolphin-design.fr/
For more information about Audio portfolio please visit our website: https://www.dolphin-design.fr/audio-ip/
Related Semiconductor IP
- 1.6T Ultra Ethernet Controller
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
Related News
- Perceptia Devices and Dolphin Semiconductor Partner to Deliver Best-in-Class IP Portfolio Covering Power Management, Clocking, High-Quality Audio and In-Situ Monitoring
- Synopsys and TSMC Collaborate to Develop Interface, Analog and Foundation IP for 12-nm FinFET Process
- Shanghai Zhaoxin Semiconductor Co., Ltd. licenses Dolphin Integration ultra dense audio DAC for its next generation of Set Top Box
- Shanghai Zhaoxin Semiconductor Co., Ltd. licenses Dolphin Integration ultra dense audio DAC for its next generation of Set Top Box
Latest News
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology
- MIPI A-PHY To Power Industry’s First Four-Company Automotive SerDes Interoperability Demonstration at AutoSens USA