Conexant chairman: Fabless IC designers face rising design costs
by LR Huang, Shanghai; Adam Hwang, DigiTimes.com
The biggest challenge fabless IC design houses face in the future will be the increasing cost of IC design, indicated Conexant Systems chairman and Fabless Semiconductor Association (FSA) vice chairman Dwight Decker, at the IC Industry Development Forum held on April 22 in Shanghai, China.
Related Semiconductor IP
- DSP-Based 112G SerDes
- XTAL oscillator in TSMC-7nm
- GPU
- V-by-One Verification IP
- AI model compression IP
Related News
- Fabless firms outpace IDMs in costs, gross margins
- ICC Offers Java-Optimized ARM Processor-Based Platform To Fabless Consumer Electronics Designers
- Certicom Launches New Product for Fabless Semiconductor Designers to Prevent Gray Market Chip Theft
- Broadcom sees rising 20 nm costs amid handset push
Latest News
- Arteris Deployed by Speedata for Data Center Compute
- Siemens to acquire Defacto Technologies to complement its EDA portfolio with automated SoC design creation
- Mach42 Completes £7M Funding Round, Led by IP Group With Investment From BGF and Foresight Group
- ELECTRA IC Unveils Comprehensive IP Core Suite for Next-Generation Post-Quantum Cryptography
- CAST Enhances Serial Memory Controller IP with Encryption, Low-Power, and ASIL-Ready Options