Xylon announces new version of the Bayer Sensor Decoder IP core
Xilinx® Vivado® compatible IP core with support for 4K2K and higher resolutions
Zagreb (Croatia) -- January 17, 2014 -- Xylon announces new version of the logiBAYER Color Camera Sensor Bayer Decoder IP core with support for ultra high resolutions up to 4096x4096 (including 4K2K). It is designed for video frame grabbing from video cameras and other video sources in high-performance embedded real-time video and image processing applications. Multiple logicBRICKS IP core instances enable processing of an arbitrary number of video inputs in a single Xilinx FPGA or SoC All Programmable device.
The key IP core features include support for all Bayer pattern combinations, RGB/YUV color space conversions, support for different input and output interface standards, real-time 2x video down-scaling, input image cropping and video streaming.
The logiBAYER IP core is now compatible with the Xilinx Vivado® IP Integrator and ISE® Platform Studio implementation tools to enable easy IP core configurations through a GUI and FPGA/SOC development in a drag & drop fashion.
The logiBAYER Color Camera Sensor Bayer Decoder IP core license fees offered through Xylon's Low-Volume IP Program (LVIP) start at €1,850. For datasheet please CLICK HERE.
Evaluation logiBAYER IP core available HERE!
Related Semiconductor IP
- Color Camera Sensor Bayer Decoder
- 4K TicoRAW Encoder / Decoder for RAW CFA sensor data compression
- 2K TicoRAW Encoder / Decoder for RAW CFA sensor data compression
- 8K TicoRAW Encoder / Decoder for RAW CFA sensor data compression
- Camera Interface (AHB Bus)
Related News
- CAST Introduces PSI5-HOST IP Core for Automotive Sensor Interfaces
- intoPIX delivers new JPEG2000 RAW FPGA IP-cores to compress Camera Bayer pattern-images
- Novatek Adopts CEVA's Latest Sensor Hub DSP for New Multi-sensor IP Camera SoC
- DVB-S2X Wideband LDPC/ BCH Decoder IP Core Available For Integration From Global IP Core
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers